

R6500 Microcomputer System DATA SHEET

ROM-RAM-I/O-COUNTER (RRIOC)

SYSTEM ABSTRACT

The ROM-RAM-I/O Counter (RRIOC), Part Number fl6531, further enhances the cost-effectivity of the R6500 NMOS 8-bit microcomputer system by providing a powerful, flexible two-chip minimum system option. Produced with N-channel deple-tion load, silicon gate technology, the R6500 system employs advanced architecture, including 13 instruction addressing modes to achieve third generation performance speeds and smaller chips, the key to lower hardware and design costs. Included in the R6500 system are 10 software-compatible microprocessor (CPU) options, a growing number of memory and I/O devices, a very efficient, low-cost SYSTEM 65 development aid and complete documentation.

DESCRIPTION

The R6531 is primarily designed to provide innovative Equipment Designers with a wide span of two-chip minimum systems in combination with the R6500 family of 10 CPUs. It can also be combined in a variety of multi-chip system configurations with other R6531's, ROMs, RAMs and other I/O devices.

There are two R6531 versions: a 40-pin dual-in-line package; another with expanded I/O in a compact 52-pin quad-in-line package - see Table 1. Both versions contain a 2048 x 8 maskprogrammable ROM, a 128 x 8 static RAM, a software program mable multi-mode counter, an 8-bit serial data channel, and 15 bidirectional data lines (two ports) with a handshake control mode and four interrupt inputs. The 52-pin version has an 8-bit output port and a 4-bit input port for a total of 27 I/O lines. Several mask options are available to provide a RAM standby power pin and chip selects for multi-chip systems — see Figure 1.


Prototyping circuits are available in both the 40- and 52-pin packages, and in 1- and 2-MHz versions. They are offered as part numbers R6531-098 and R6531-098A for the 40-pin part, and as part numbers R6531-099 and R6531-099A for the 52-pin part.

FEATURES


- 2048 x 8 mask programmable ROM 128 x 8 static RAM

- 16-bit multi-mode counter/latch
 interval timer (one shot or free running)
- pulse generator (one shot or free running)
- event counter
- external trigger
- 8-bit serial channel
- TTL compatible I/O, drive one TTL load
- 15 bidirectional I/O lines (2 ports 40 pin package)
- Expansion 8-bit output port and 4-bit input port (52 pin
- I/O handshake control
- Four edge sensitive interrupt inputs
- 2 MHz or 1 MHz operation
- Single +5V power supply

Table 1 Ordering Information



NOTE: Contact your local Rockwell representative for availability






Figure 1. R6531 Pin Configuration Options

INTERFACE SIGNALS

RESET (RES)

This active low signal is used to initialize the R6531. It clears all internal registers (except the counter and serial registers) to logic zero. This action places all bidirectional I/O lines in the input state and the Port C outputs in the high state. The timer, shift register, and interrupts are disabled. The RES signal must be low for at least four clock periods when reset is required.

ADDRESS BUS (A0-A11) AND CHIP SELECTS (CS1-CS3)

Memory and register selection is accomplished using the 12 address lines and, in multiple device systems, also using one or more of the three Chip Select mask options. When PB4, PB5, or PD2 are chosen as chip selects, they cannot be used as peripheral I/O pins.

DATA BUS (D0-D7)

The R6531 has eight data bus lines, which allow data to be transferred to or from the microprocessor. The output buffers remain in the off-state except when the R6531 is selected for a read operation.

READ/WRITE (R/W)

The R/\overline{W} signal is supplied by the microprocessor and is used to control the transfer of data to and from the microprocessor and the R6531. A high on the R/\overline{W} pin allows the processor to read (with proper addressing) the data supplied by the R6531. A low on the R/\overline{W} pin allows a write (with proper addressing) to the R6531.

PERIPHERAL DATA PORTS (PA0-PA7, PB0-PB6, PC0-PC7, PD0-PD3)

Both versions of the R6531 have 15 pins available for peripheral I/O operations. Each pin is software programmable to act as an input or an output. The pins are grouped into an 8-bit port, PA0-PA7, and a 7-bit port, PB0-PB6. The lines of the PB port may serve other functions. Ports PA and PB have associated data direction registers.

The expanded I/O of the 52-pin version provides an 8-bit output only port, PCO-PC7, and a 4-bit input only port, PDO-PD3. PD2 and PD3 may be assigned other functions as described herein.

The outputs are push/pull type drivers capable of driving a single TTL load. When inputs are selected the drivers float. If PB6 is programmed as the \overline{IRQ} request output, the line is driven low and requires an external pull-up, thus allowing the wire OR-ing of \overline{IRQ} from other devices.

RAM RETENTION VOLTAGE (VRR)

A separate pin for a power supply for the read/write memory is available as a mask option. This allows the retention of RAM data by using a battery back-up for the RAM only. Pin PB6 in the 40-pin version or PD3 in the 52-pin version is mask programmable as the VRR pin. Address line A10 must be held in the logic state which deselects RAM (user-defined) in order to protect the RAM data when VCC falls below the specified level or is turned off.

INTERNAL ORGANIZATION

The R6531 is divided into three basic functions: ROM, RAM, and I/O. The selection of any one of these three is accomplished by issuing the appropriate address information on the address bus when the chip is selected.

ADDRESSING

Addressing of the R6531 offers many variations to the user for system configuration flexibility. Combination with other R6531's, ROMs, RAMs or I/O devices is possible without need for external address decoding. Each of the three basic functions on the device has its own decode mask for unique selection.

The specific address ranges and chip selects are defined by the user and are dependent on the number of chips in the system. The programmed options to be fixed by masking are:

	Chip Selects			Address Inputs (A0-A11)											
R6531 Function	CS3	CS2	CS1	11	10	9	8	7	6	5	4	3	2	1	0
ROM	X	X	Х	X 2K ROM Decode								eb.			
RAM	Y	Y	Y	Y	Y	Y	Y	Y	128 RAM Decode						de
1/0	Z	Z	Z	Z	Z	Z	Z	Z	Z Z Z I/O Decod					de	

The X, Y, and Z bits may be selected as high, low or no effect.

The chip select pins are also discrete I/O pins PB5, PB4, and PD2. The pins are independent of each other in that any one may be used as a chip select. The user specifies as mask options which pins are to be used as I/O and which as chip selects.

ROM - 2K BYTES (16K BITS)

The 16K ROM is a 2048 x 8 bit configuration. An address on lines A0-A10 uniquely selects one byte of ROM. Additionally, address line A11 and the chip selects are required to select the ROM function on a given chip. In a system with multiple R6531's, the CS1, CS2, and CS3 mask options allow up to seven devices with 14K bytes of ROM without the need for external decoding.

RAM - 128 BYTES (1024 BITS)

The 128 \dot{x} 8 static RAM of a given R6531 is addressed by lines A0-A6. Additionally, address lines A7-A11 and chip selects C51, C52, and C53 provide selection of the RAM section of the device as well as the device itself when additional RAM devices or R6531's are in the system.

B6531 40 PIN PROTOTYPING CIRCUIT

Prototyping circuits R6531-098 (1 MHz) and R6531-098A (2 MHz) are packaged in a 40-pin dual in-line package that has the same pinouts as the 40-pin R6531 with P86 option. In this prototyping circuit, the ROM is disabled and there is no VRR option.

Access codes for this prototyping circuit are shown in the table below.

DCE24 000	Sel	Chip Selects		Address Inputs (A0 - A11)											
R6531-098 Function		CS1	11	10	9	8	7	6	5	4	3	2	1	0	
RAM	N	N	L	L	L	N	L	128 RAM Decode					9		
1/0	N	N	L	Н	Н	Н	L	L	L	L	1/0	O D	eco	de	

In the above table, N means No Effect, H means High (2.0 volts or greater) and L means Low (0.8 volt or less).

R6531 52-PIN PROTOTYPING CIRCUIT

Prototyping circuits R6531-099 (1 MHz) and R6531-099A (2 MHz) are packaged in the 52-pin quad in-line package, with VRR option. PD2 is used as a chip select (CS3), and PB4 and PB5 are available as I/O lines.

Access codes for the prototyping circuit are shown in the table below.

R6531-099 Function	Chip Selects				Address Inputs (A0-A11)										
	CS3	CS2	CS1	11	10	9	8	7	6	5	4	3	2	1	0
ROM	Н	N	N	Н	H 2K ROM Decode										
RAM	L	N	N	L	L	L	N	L	128 RAM Decode					de	
1/0	L	N	N	L	Н	Н	Н	L	L L L I/O Decod				ode		

The 128 words of RAM have been mapped into the first half of both Page 0 and Page 1, to accomodate zero page addressing and stack operations. The full I/O capabilities described for the R6531 are available in the prototyping circuit, except that I/O lines PD2 and PD3 are dedicated to the VRR and CS3 mask options.


INPUT/OUTPUT

The input/output section is comprised of the data ports, direction registers, counter and associated latches, control registers, and interrupt registers. These I/O functions are all accessible by the R6502 CPU's instruction set using address bits A0-A3 for the specific function of the device. Address bits A4-A11 and CS1, CS2, and CS3 additionally may be decoded to select a given R6531 device in a multichip system. The addresses of the 15 internal peripheral registers are:

АЗ	A2	A1	Α0	Register
0	0	0	0	Port A
0	0	0	1	Port B
0	0	1	0	Port C (write only)
0	0	1	1	Port D (read only)
0	1	0	0	Read Lower Counter/Write Lower Latch
0	1	0	1	Read Upper Counter/Write Upper Latch and Download
0	1	1	0	Write Lower Latch
0	1	1	1	Write Upper Latch
1	0	0	0	Serial Data Register
1	0	0	1	Interrupt Flag Register
1	0	1	0	Interrupt Enable Register
1	0	1	1	Auxiliary Control Register
1	1	0	0	Peripheral Control Register
1	1	0	1	*Data Direction Register — Port A
1 * Wr	1. ite Only	1	0	*Data Direction Register — Port B

CONTROL REGISTERS

Two control registers, Peripheral Control and Auxiliary Control, are provided for software selection of various I/O functions. The Peripheral Control Register is primarily associated with Port B functions and the Auxiliary Control Register is associated with the counter and serial data functions which also affect Port B. The register bit assignments are:



Peripheral Control Register (PCR)


INTERRUPT ENABLE AND FLAG REGISTERS

Two registers are provided for interrupt control. Corresponding bits in the enable and flag registers are logically ANDed to set the Interrupt Request Pending flag. If the pending flag is set and PB6 is selected as an $\overline{\mbox{IRQ}}$ Request Output, then PB6 will be set low to request the R6502 CPU to service $\overline{\mbox{IRQ}}$.

The interrupt enable bits are set or reset by writing into the Interrupt Enable Register. The interrupt flag bits IFR0-IFR6 can be cleared directly by writing a byte to the flag register which has 1's in those bit positions to be cleared.

IFR4 and IFR5 may also be cleared by reading or writing the Port A or Serial Data Registers respectively. IFR6 may also be cleared by reading the lower counter with I/O address hex 4 or writing the upper latch with I/O addresses hex 5 or 7.

These registers and their bit assignments are:



Auxiliary Control Register (ACR)

PERIPHERAL DATA PORTS

Each line of the 8-bit data Port A may be individually selected as an input or output. Associated with the port is Data Direction Register — Port A (DDRA). Each line of the 7-bit date Port B may be individually selected as an input or an output. This port also has a Data Direction Register (DDRB). The two data direction registers (A and B) control the direction of the data into and out of the peripheral pins. A "1" written into the Data Direction Register sets up the corresponding peripheral pin as an output. Therefore, anything written into the data register will appear on that corresponding peripheral pin. A "0" written into the DDR inhibits the output buffer from transmitting data from the data register. For example, a "1" loaded into DDRA, position 3, sets up peripheral pin PA3 as an output. If a "0" had been loaded, PA3 would be configured as an input and would be in a float state.

Note that when lines in the PB port are used alternately as control lines for other on-chip functions, Direction Register B must also be loaded to set up the proper direction — the Control Registers have no effect on data direction.

The 8-bit data Port C is an output only port. The 4-bit data Port D is an input only port.

For those lines being used as outputs, the data registers are used to latch data from the Data Bus during a Write operation so the peripheral device can read the data supplied by the microprocessor.

For the lines being used as inputs, the microprocessor is reading the peripheral data pins. For the peripheral data pins which are programmed as outputs the microprocessor will read the corresponding data bits of the Output data.

EDGE DETECT LOGIC

Operating in parallel with the I/O operation of PB0-PB3 is edge detect logic that is enabled by Peripheral Control Register bits 1 and 2. PCR1 enables logic that upon detection of a negative edge on PB0 or PB1 will set a corresponding flag in the Interrupt Flag Register. PCR2 enables logic that upon detection of a positive edge on PB2 or PB3 will set corresponding flags in the Interrupt Flag Register. If corresponding bits are set in the Interrupt Enable Register, then the Interrupt Request Pending flag will be set.

MULTI-MODE COUNTER/LATCH

The R6531 contains a 16-bit counter with an associated 16-bit latch whose modes are software selectable by setting appropriate bits in the Auxiliary Control Register. The latch holds the counter preset value and all 16 bits download to the counter simultaneously upon command (I/O address hex 5) of the software or automatically in free run modes upon overflow of the counter. The counter is a decrementing counter and causes the setting of a flag in the Interrupt Flag Register when it overflows. This interrupt flag, bit 6, is logically ANDed with a corresponding counter overflow interrupt enabled bit to set the Interrupt Request Pending flag. The Auxiliary Control Register is used to set four basic modes which specify the source of the count information, and to select two mode modifiers that apply equally to the three active modes.

Mode 0 - Counter Off

Mode 1 — Event Counter — counts external event inputs (negative transitions) at PB5

Mode 2 − Interval Timer − counts Ø2 system clock pulses.

Mode 3 — External Trigger — counts 02 system clock pulses starting with a negative transition on PB5.

Mode Modifier A — Pulse Generation Control — causes the output level on PB4 to switch low each time the counter is loaded using I/O address hex. 5. At counter overflow, PB4 switches high. If in the free run mode, PB4 continues to toggle at each subsequent counter overflow; otherwise there are no further transitions until the counter is reactivated by the software.

Mode Modifier B — Free Run Control — causes the full 16-bit latch to be downloaded to the counter, continues to count, and sets the counter overflow flag bit every time the counter overflows. Otherwise the counter is a one shot mode in which the counter overflow flag is set one time only until the counter is reactivated by the software.

SERIAL DATA CHANNEL

The R6531 has an 8-bit serial channel. PB2 and PB3 are software selectable as the serial clock (SCLK) and serial data (SDIO) lines respectively.

The software sets Auxiliary Control Register bits 4 and 5 to enable the serial channel and to specify the source of the shift clock. Selection of the internal clock will shift data at one half the system \emptyset 2 clock rate. If the external clock is used, data may be shifted at any rate up to one half the system \emptyset 2 clock rate. In the external clock mode, the counter may be operated in the free run pulse generator mode using the CNTO line externally connected to the SCLK line to provide the desired shift rate.


Auxiliary Control Register bit 6 sets the serial data direction. Data are shifted in or out, most significant bit first, under control of the shift

In the external clock mode, the completion of eight shifts of the serial register will set bit 5 of the interrupt flag register. If the corresponding bit of the Interrupt Enable Register is also set an Interrupt Request Pending flag will be set.

HANDSHAKE OPERATIONS


PBO and PB1 may be used as handshake control lines for date transmissions over Port PA; see PCR definition. PBO is a control input, PB1 is a control output. PB1 switches low on a read or write to Port PA, and switches high in response to a negative transition on PBO.

IFR4 in the Flag Register is set by a negative transition on PB0, and cleared by a Read or Write to Port PA; see Handshake Timing Diagram for timing details.





NOTE: Pin No. 1 is in lower left corner when symbolization is in normal orientation


40-Pin Packaging Diagram




52-Pin Packaging Diagram







R6531 Timing for Handshake Mode



29%

SET DY INPUT ACTIVE TRANSITIONS RESET BY RESET OR WRITE "1" TO CORRESPONDING IFR BIT

R6531 Timing for Interrupt Mode


Write Timing Characteristics

		11	VIHz	2 M	Hz	
Characteristic	Symbol	Min	Max	Min	Max	Unit
Clock Period	T _{CYC}	1	10	0.5	10	μs
Rise & Fall Times	T _R ,T _F		25	- 03-9 35 00	15	ns
Clock Pulse Width	T _C	470		235	eT pausesco	ns
R/\overline{W} valid before positive transition of clock	Twcw	180		120	a unubal	ns
Address valid before positive transition of clock	TACW	180		120	mg 1 speriors	ns
Data Bus valid before negative transition of clock	T _{DCW}	270	at about sit	135	conto Enlaches	ns
Data Bus Hold Time	T _{HW}	10		10	- Daniel Control	ns
Peripheral data valid after negative transition of clock	T _{CPW}	12.77	900	20	450	ns


Read Timing Characteristics

	Walt I	1 1	VIHz	2 M	lHz	
Characteristic	Symbol	Min	Max	Min	Max	Unit
R/W valid before positive transition of clock	TWCR	180	V jatenškom	120	ernstred span	ns
Address valid before positive transition of clock	TACR	180	A	120	that make the	ns
Peripheral data valid before positive transition of clock	T _{PCR}	270	PAGPĀRAP	135	OJ LIMM =	ns
Data Bus valid after positive transition of clock	T _{CDR}	2239	350	AMALE SO	180	ns
Data Bus Hold Time	THR	10		10	1000 cgtH 100	ns
IRQ valid after negative transition of clock	T _{IC}	000,509.0	900	89.089, VA9	450	ns
						1

Loading = 100 pF + 1 TTL load for PA0-PA7, PB0-PB6, PCO-PC7 = 100 pF + 1 TTL load for D0-D7 (R6531A) = 130 pF + 1 TTL load for D0-D7 (R6531)







Read Timing Characteristics

SPECIFICATIONS

Maximum Ratings

Rating	Symbol	Value	Unit	
Supply Voltage	v _{cc}	-0.3 to +7.0	Vdc	
Input Voltage	V.	-0.3 to +7.0	Vdc	
Operating Temperature Range	T		°c	
Commercial		0 to +70		
Industrial	d ski l	-40 to +85	strong includ by	
Storage Temperature Range	T _{stg}	-55 to +150	°c	

This device contains circuitry to protect the inputs against damage due to high static voltages, however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this circuit.

Electrical Characteristics

 $(VCC = 5V \pm 10\% \text{ for R6531}, VCC = 5V \pm 5\% \text{ for R6531A})$

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	V _{IH}	2.0	vcc	V
Input Low Voltage	V _{IL}	-0.3	+0.8	V
Input Leakage Current; $V_{IN} = V_{SS} + 5V$, $V_{CC} = +5V$ A0-A11, CS1-CS3 R/ \overline{W} , \overline{RES} , ϕ 2, PD0-PD3	IN	194.07 1919:11	2.5	μА
Leakage Current for High Impedance State, $V_{CC} = +5V$ (Three State); $V_{IN} = 0.4V$ to 2.4V; D0-D7, PA0-PA7, PB0-PB6	^I TSI	Second Nation	<u>+</u> 10.0	μΑ
Output High Voltage VCC = MIN, I _{LOAD} ≤-200 μA (PA0-PA7, PB-PB6, D0-D7)	V _{ОН}	VSS + 2.4	and engine after a	V
Output Low Voltage VCC = MIN, I _{LOAD} ≤ 2.1 mA	V _{OL}	asser to restin	VSS + 0.4	V
Output High Current (Sourcing); VOH ≥ 2.4V (PA0-PA7, PB0-PB6, PC0-PC7, PD0-PD3, D0-D7)	Гон	-200		μΑ
Output Low Current (Sinking); V _{OL} ≤ 0.4V (PA0-PA7) (PB0-PB6) (PC0-PC7)	OL	2.1	net oner aTT 1 + 9 pat back 11 T 1 + 4 mit back 2TT 1 = 3	mA
Clock Input Capacitance, V _{CC} = 5V	C CIk		20	pF
Input Capacitance, V _{CC} = 5V	CIN		10	pF
Output Capacitance, V _{CC} = 5V, chip deselected	C _{OUT}		10	pF
Power Dissipation	PD	-	1.0	W

^{*}When programmed as address pins All values are D.C. readings

ROCKWELL INTERNATIONAL - MICROELECTRONIC DEVICES

SOUTHWEST REGION, U.S.A. *

3310 Miraloma Avenue P.O. 80x 3669 Anaheim. California 92803 (714) 632-0950 TWX: 910-591-1698

NORTHWEST REGION, U. S. A.
Rockwell International
1601 Civic Center Drive. Suite 203
Santa Clara. CA 95050
408/984-697
Telex: 171135 mission snta

Rockwell International

CENTRAL REGION, U.S.A.

CENTRAL REGION, U.S.A. Contact Robert O Whitesell & Associates 6981 East Washington Street Indianapolis, Indiana 46219 (317, 359.9283 Atti. Milt Gamble, Mgr. (Acting) TWX 810-341-3320

REGIONAL SALES OFFICES

Carolier Office Building 850-870 U.S. Route 1 North Brunswick, New Jersey 08902 (201) 246-3630 TWX: 710-480-8261 RECTC NBR

MIDWEST REGION, U.S.A. 1011 E. Touhy Avenue, Suite 245 Des Plaines, Illinois 60018 (312) 297-8862 Telex: 726353 Rockwell

EUROPE

Rockwell International GmbH
Microelectronic Devices
Fraunholerstrasse 11
D-8033 Munchen-Martinsried
Germany
(089) 859-9575
Telex: 0521/2650

FAR EAST

FAR EAST

Rockwell International Overseas Corp

Itohpia Hirakawa-cho Bidg
7-6 Hirakawa-cho 2-chome
Chyodaku, Japan
(03) 265-8806

Telex: J22198

* Also Applications Centers

YOUR LOCAL REPRESENTATIVE

5-79

ROM CODE SUBMITTAL INSTRUCTIONS

Rockwell utilizes computer aided techniques to manufacture and test custom bit patterns. The custom bit pattern and address information should be supplied on paper tape, mini-floppy diskettes prepared on the SYSTEM 65, audio cassettes prepared on the AIM 65, or standard 80-culumn computer cards in the format described below. Rockwell can also accept ROM data in other formats, compatible with most microprocessors and PROMS. Consult your Rockwell representative for details.

All addresses and related output patterns must be completely defined. Mask options should be noted on the ROM Order Form. Each deck of cards defining a specific ROM bit pattern should consist of address and bit pattern Data Cards. Positive logic is generally used on all input cards: a logic "1" is the most positive or HIGH level, and a logic "0" is the most negative or LOW level.

Rockwell Paper Tape Format

Rockwell can accept ROM coding in punched paper or mylar tape prepared using SYSTEM 65, AIM 65, Cross Assembler or KIM-1 output. Mask options should be noted on the ROM order form. The format for paper tape data records is as follows:

$${}_{;N_1N_0A_3A_2A_1A_0} \underbrace{{}_{0}_{1}{}_{0}{}_{0}{}_{1}{}_{0}}_{1} \underbrace{{}_{0}}_{2} X_3 X_2 X_1 X_0 CRLF}_{1}$$

where:

- All Characters (N,A,D,X) are the ASCII characters 0 through F, each representing a hexadecimal (hex) digit.
- The valid record is identified by the starting delimitor (;) and terminated by the check sum (X₃X₂X₁X₀). All other characters such as the CR'and LF are not processed. The next semicolon initiates the next record.
- 3. N_1N_0 = the number of bytes of data in this record (in hex). Each pair of hex characters (D_1D_0) represents a single byte in the record.
- 4. $A_3A_2A_1A_0$ = the hex starting address for the record. A_3 represents address bits 15 through 12, etc. The 8-bit byte represented by $(D_1D_0)_1$ stored in address $A_3A_2A_1A_0$; $(D_1D_0)_2$ stored in $(A_3A_2A_1A_0)$ + 1, etc.
- (D₁D₀) = two hex digits representing an 8-bit byte of data.
 (D₁ = high-order 4 binary bits and D₀ = low-order 4 bits).
 A maximum of 18 (hex) or 24 (decimal) bytes of data per record is permitted.
- 6. $x_3x_2x_1x_0$ = record check sum. This is the hex sum of all characters in the record, excluding the record mark and the check sum characters. To generate the check sum, each byte of data (represented by two ASCII characters), is treated as 8 binary bits. The binary sum of these 8-bit bytes is truncated to 16 binary bits (4 hex digits) and is then represented in the record as four ASCII characters $(x_3x_2x_1x_0)$.
- 7. CR = ASCII character for Carriage Return (\$0D).
- 8. LF = ASCII character for Line Feed (\$0A).
- 9. 6 = Space character
- 10. \$ denotes hexadecimal number.

The format for the last record in a file is as follows:

where:

- 00 = zero bytes of data in this record. This identifies this as the final record in a file.
- 2. ${\rm C_3C_2C_1C_0}$ = the total number of records (in hexadecimal) in this file, including the last record.

EXAMPLE:

:18F000CA86004C00F0FDF7212D21FF292DBF2161F5F7FF657D677D040 ;18F018E5846726F07575E50000CF4112F800925148D200534192F20C98 ;18F03008DB02880810DE12D894189AC2830E98D0FBB6232F087F65DAA5 ;0000040004

System 65 Mini-Floppy Diskette Format

Rockwell can accept ROM coding on mini-floppy diskettes prepared using the SYSTEM 65 Assembler output. The format is similar to the Paper Tape format shown in the preceding paragraph. Data information should be recorded using the file name "DATA." Mask options are to be noted on the ROM Order Form.

AIM 65 Audio Cassette Format

Rockwell can accept ROM coding on audio cassettes prepared using AIM 65 assembler output. The format is similar to the Paper Tape format described above. Data information should be recorded using the file name "DATA." Mask options are to be noted on the ROM Order Form.

Rockwell Data Card Format

The required data card format is generated by the Cross Assembler. All addresses are coded in hexadecimal form (0 through FFFF). All output words are coded both in binary and octal forms. Output 8 (Q7) is the MSB, and Output 1 (Q0) is the LSB.

The format for all cards in a file, except the last card, is as follows:

$$3S_3S_2S_1S_0$$
 \$\text{\$M_1\$}\text{\$N_0\$}\text{\$A_3\$}\text{\$A_2\$}\text{\$A_1\$}\text{\$A_0\$}\text{\$D_1\$}\text{\$D_0\$}\text{\$D_1\$}\text{\$D_0\$}\text{\$D_1\$}\text{\$D_0\$}\text{\$D_1\$}\text{\$D_0\$}\text{\$M_2\$}\text{\$X_2\$}\text{\$X_1\$}\text{\$X_0\$}

where:

- 1. $s_2 s_1 s_0$ the hex sequence number for the card record.
- The other field definitions are the same as defined for the Paper Tape Format.

The format for the last card in a file is as follows:

;40000


EXAMPLE:

;30001 10 0000 6964656475647964006D4C047D4C0479 054F ;30002 10 0010 4C04616471642964256435643964002D 0463 ;30003 10 0037 24642C4C040000000000000000000000 0104 :48000

Alternate Data Card Format 1

Output data is punched as either a "P" or an "N"; a "P" is defined as a HIGH, and an "N" is defined as a LOW. Output 8 (Q7) is the MSB and Output 1 (Q0) is the LSB.

	Column	Information
Data Cards	1-5	Punch the 5-digit decimal equivalent of the binary coded address which begins each card. This is the initial input address. The address is right justified,
	7-14	i.e., 00000, 00008, 00016, etc. Output data (MSB-LSB) for initial input address.
	16-23	Output data for initial input address +1
	25-32	Output data for initial input address +2
	34-41	Output data for initial input address +3
	43-50	Output data for initial input address +4
	52-59	Output data for initial input address +5
	61-68	Output data for initial input address +6
	70-77	Output data for initial input address +7
	79-80	ROM pattern number (may be left blank)



Paper Tape Format (ACT Special)

GE Timeshare

While it is recommended that you mail your ROM codes directly to Rockwell, the GE Timeshare network may be used to transmit ROM codes to Rockwell and to receive verification codes back.

The ACT special tape format is preferred. A proof file will be transmitted back to you for your verification. The following procedure should be used:

Notes: 1. User inputs are underlined.
2. Comments are enclosed in parenthesis.
3. Jindicates CARRIAGE RETURN.

4. ?????? is a user assigned file name (? = 0 to 9, A to Z).

1. Transmit the tape file to Rockwell:

```
U# = CBQ 08 00 2, (USER PASSWORD)

ANY PPS PRØBLEMS/SØLUTIØNS TØ REPØRT?N

USED .96 UNITS

READY FØR INPUT
(Start the tape reader. When the tape input is complete, press the BREAK key.)

XXX ... ... XXX | (TAPE DATA)

READY

READY

READY
```

2. Inform Rockwell that tape file ?????? has been transmitted. Include all information required as mentioned on ROM order form:

(CUSTOMER DESCRIPTION OF THE TRANSMITTED FILE)

HØW MANY FILES DØ YØU WISH TØ HAVE INSPECTED?

ENTER NAMES SEPARATED BY CØMMAS? ??????

REPØRT ENTERED-- ANØTHER REPØRT? \underline{N}

USED 4. 13 UNITS

3. Message to notify customer that verification tape file ?????? is ready:

1 PPS PRØGRAMMING PRØBLEM/SØLUTIØN REPØRTS WAITING

PPSIR FRØM : 2 14:24EST 03/15/79

TØ: JULIE (OR OTHER CUSTOMER NAME) FRØM: JØNI (AT ROCKWELL)
PLEASE VERIFY RØM CØDE ??????. I WILL AWAIT APPRØVAL. THANKS. END* TRØUBLE FILES ARE ?????? ,

DESTRØY REPØRT (Y ØR N)?Y

ANY PPS PRØBLEMS/SØLUTIØNS TØ REPØRT? N (OR OTHER PROBLEMS)

USED

1.28 UNITS

4. Receive verification tape file ?????? (Enable the tape punch)

WBS ??????

 $\underset{\mathsf{XXX}\,\ldots\,\mathsf{XXX}}{\mathsf{XXX}}\big\}$ (TAPE DATA)

(When the punch stops, press the BREAK key.)

READY BYE

00012.41 CRU 0000.29 TCH 0005.72 KC

ROM ORDER FORM-R6531

Please fill in the following information, and send form and bit pattern data to:

Rockwell International, Microelectronic Devices 3310 Miraloma Ave. P.O. Box 3669; Anaheim, CA 92803 Attn: Marketing Administration; D815; RC48

1.	Your Company											
2.	Purchase Order No.	for this RC	OM		10-1			$B \in E$				
3.	Part Number (see D	ata Sheet):	R6531 _			4.	ROM is fo	or:				
5.	ROM Start and Sto	p Address i	n your syst	tem.					(Sys	tem Identi	fication)	
	ROM Data Start	Address in	System is:	Namber	SESSORIE .			(fo	ur hexade	cimal digit	s)	
	ROM Data Stop	Address in	System is:		<u> </u>	6.1		(fo	ur hexade	cimal digit	s)	
6.	ROM Start and Sto	p Address i	n Submitte	d Media (Tapes, Car	rds, Diskett	es).					
	ROM Data Start	Address is	DEVOE TOX		ej resties			(fo	ur hexade	cimal digit	s)	
	ROM Data Stop	Address is:		Angual.	# <u>#</u>			(fo	ur hexade	cimal digit	s)	
7.	Fill code to be used	for unused	ROM loca	ations is:				(tw	o hexadeo	imal digits	s) (00 is r	ecommended)
8.	Fill in the following	chart for e	each Select	Term wit	h either "h	H" for +2.0	volts, "L	" for 0.8 v	olts, or "N	I" for No	Effect.	
		CS1	CS2	CS3	A11	A10	A9	A8	A7	A6	A5	A4
	ROM Select			Estro II	HATELEY AND		-					
	RAM Select	HUT HERE	10000		10 m 10 m	4.5	Aure - S.V	TOWN SU	WW.			
	I/O Select	le grat over	WO devi	-				1-00-0	Wheeling			
						639.000	- April 16090	Reports				
11	CS2 [G WELLEY	ote: This	s line ap i2-pin vers		,						
11.		SYSTEM	65		ПАІМ	65		П				
		Mini-Flop		е		io Cassette		Paper	Tape			
	Format:	SYSTEM	65		☐ AIM	65		☐ KIM-1				
12.	Replace Rockw or less, including	vell Part Nu g spaces, da	mber (e.g., shes, etc.):	R6531AF	P) on first	line of devi	ce markir	ng with the	following	custom m	narking (s	pecify ten digits
	Note: The Roc	kwell-assign	ed product	t number	always app	pears on the	e second I	ine.				
13.	Special instructions					T T						
Del	liver Completed R	OM to:									101	. (1)
					(Name))					(Phone:	Area/Numbe
-	(De	ept./Mail S	Stop)	1.4		1	CHIP SELE		(Comp	any)		
-	(Street	Address/F	O. Box)					(Cit	y, State,	Zip Code	e)	
RO	M Ordered By: _				6631 At	Orde	r Appro	ved By:				
	(1)		(Date)			(1	Name)			(Date		