

K-1008 VISIBLE MEMORY

8K BYTE MEMORY
200 HIGH BY 320 WIDE DOT MATRIX DISPLAY
FOR 6502 SYSTEMS

COPYRIGHT NOTICE

The cassette, user's manual, and all program listings in this package are copyrighted. The user or customer may make BACKUP copies only to protect against loss or erasure. The copyright notices must be added to and remain intact on all such backup copies.

The programs may be used only on the computer systems owned directly by the customer himself and may not be reproduced and shipped with systems sold or rented by the customer.

Volume discounts are available for this software product. In cases of large anticipated volume, licenses and royalties may be negotiated for the reproduction of the package.

Micro Technology Unlimited PO Box 4596 841 Galaxy Way Manchester, NH 03108

K-1008 UNPACKING AND INSTALLATION

The K-1008 Visable Memory is a carefully engineered, manufactured, and tested product that should operate perfectly when handled and installed according to the following instructions. Note that the board is shipped in a black conductive plastic bag. Since MOS integrated circuits are used, damage from static discharge is possible. It is helpful to reduce static by working in an area with concrete floors and a reasonable humidity level. If this is impossible, at least avoid wearing rubber soled shoes and move slowly in the work area. When unpacking or handling the board, touch the screw sticking up in the middle of the heatsink first and release it last. Note that the preceeding comments apply equally to the KIM board which of course contains MOS IC's also.

Jumper socket S1 is shipped with jumpers installed for board addressing between 2000 and 3FFF and the full screen enabled. If at all possible, the board should be tested in the user's system with these jumpers intact. Following testing, they may

be reconfigured as desired according to the table below:

ADDRESS RANGE	INSTALL	JUMPERS	BETWEEN	S1
2000-3FFF	1-16	3-14	6-11	
4000-5FFF	1-16	4-13	5-12	
6000-7FFF	1-16	4-13	6-11	
8000-9FFF	2-15	3-14	5-12	
A000-BFFF	2-15	3-14	6-11	
C000-DFFF	2-15	4-13	5-12	

To blank first 4K of the screen (lines 0-101 and part of 102) install a jumper between S1-7 and S1-10. To blank the second 4K (part of line 102 and lines 103-199) install a jumper between S1-8 and S1-9. Never install both jumpers.

If desired, the user may install DIP headers wired with the jumpers or a standard $8\,$

pole dipswitch into S1.

Connection to the KIM-1 should be as indicated in the accompanying chart. The easiest method of connection to the KIM is with an MTU model K-1005 motherboard/cardfile. Alternatively the user may obtain two 2x22 pin printed circuit board edge connectors (.156" contact spacing) such as the one supplied with the KIM and wire them together except for contact X. Wire length should not exceed 4 inches. Plug the KIM expansion connector into one of the sockets, make the indicated connections to the application connector, and make the indicated power connections. The visable memory may then be plugged into the other connector.

Note that as shipped the board requires an unregulated voltage between +7 and \pm 12 volts to operate the logic and another unregulated voltage between \pm 14 and \pm 20 volts to operate the memory chips such as provided by the expansion outputs of an MTU K-1000 power supply. The on-board regulators may be bypassed by shorting the two outside pins of each regulator IC together if the user wishes to use a

regulated power source.

The video cable to the monitor should be high quality 75 ohm coax if the length exceeds 5 feet. A standard RCA phono plug is required at the VM end of the cable. For only one monitor along the cable, impedance matching at the monitor is not required. For maximum utilization of the high resolution capabilities of the Visable Memory, a video monitor or converted television is recommended. If a converted TV is used make sure that negative-going sync is expected and make doubly sure that the TV chasis is not hot!

With some monitors minor adjustment of the horizontal hold control will be necessary to obtain synchronization and to center the image horizontally. The video input level may need to be adjusted when using certain surplus computer terminal monitors. This may be accomplished with a 250 ohm pot accross the monitor video input or trial and error substitution of carbon resistors in the 50 to 250 ohm range. Excessive "swimming" of the image is either due to an external AC magnetic field such as from a computer power supply or is the fault of the monitor itself. The latter situation may be improved considerably by increasing the monitor's internal power supply filter capacitors.

After connecting the KIM, the monitor, and the power supply, the system may be turned on. The monitor should show a stable, semi-random pattern of memory contents. Adjust the horizontal hold, vertical hold, brightness, and contrast controls until a clear, stable and centered image is obtained. All corners of the image should be visable. If not adjust the monitor's height and width controls.

Pressing RESET on the KIM should initiate normal KIM operation. Set the address to 2000 and store different values there. The bit pattern in binary should show up in the upper left corner of the screen. The KIM data display should be stable and reflect the data stored. Go to 2001 and repeat.

If all is well at this point the test program supplied with the Visable Memory should be loaded through the KIM keyboard and dumped to cassette tape. The entry point is 0200 and the program should start by showing a series of different checkerboards. After 16 checkerboards are displayed, random bit patterns are generated and checked. After 16 of these the cycle repeats but with different patterns. The program should run indefinitely without stopping. If it does stop, locations 0000 and 0001 indicate the address of the failure and address 0002 shows the bit or bits in error. The checkerboard pattern is ideal for adjusting vertical linearity of the monitor also.

At this point checkout of the Visable Memory is complete and the user may now begin to write programs for it.

APPLICATION OF MULTIPLE K-1008 BOARDS

Besides use as a display board, the K-1008 outperforms the KIM manufacturer's 8K memory board in terms of power consumption and availability. It also does not require any external logic to connect directly to the KIM. When using multiple Visable Memories, it is advisable to remove U1, which is socketed, from all of the boards except one. This reduces address bus loading. The KIM bus is rated to drive three K-1008's and typically can easily drive four. The K-1000 power supply is rated to drive two K-1008's along with the KIM but can typically drive four of them also. In fact, the boards are tested four-at-a-time for 24 hours in this configuration.

Multiple Visable Memories may also be used for gray scale or color applications. Once synchronized, the boards will remain in perfect synchronization due to the fact that they all are synchronized to the same crystal controlled clock. Initial synchronization may be performed by force resetting the counter chains on all boards at power up. An application note detailing gray scale and color applications will be available shortly.

ADJUSTING THE DOT SYNC POTENTIOMETER

This adjustment was carefully made at the factory with the aid of an oscilloscope and should never require readjustment. However if the KIM display is unstable when examining VM contents or a random shimmy (not steady waver) is seen in the displayed image the pot may have fallen out of adjustment. Rotate the pot until a stable screen image is seen and the KIM data display is stable when examining a VM location. If a multimeter is available, further rotate the pot until a voltage reading at U8 pin 13 of 1.4 volts is achieved. The monitor and KIM displays should remain stable. If a meter is not available, note the extremes of rotation that provide stable displays and set the pot midway between the extremes. A spot of nail polish will serve to prevent future drifting of the adjustment.

Display Format: 200 lines, 320 dots per line, non-interlace Scanning Frequencies: (derived from KIM-1 crystal clock) Horizontal: 15,625 Hz, Vertical: 60.1 Hz.

Required video bandwidth: 4 mHz minimum
Output: 1.25 V p-p composite video into 75 ohms, sync negative
Adjustments: One, dot sync (factory aligned on assembled units)
Power requirements: +7.5 volts unregulated .25 amp, +16 volts
unregulated .25 amp.

Sockets: 16 memory IC's, address and blanking jumpers, and vector fetch gate (7430) are socketed.

Memory type: 22 pin 4K dynamic RAM, National Semi. MM5280 or equ. Access time: greater than 100NS data stable time prior to fall of Phase 2 clock

Cycle time: internally synchronized to 1.0mHz Phase 2 clock from

host system

Printed circuit board: 11" wide by 5" tall exclusive of goldplated edge connector, plated-through holes

Inclusions: bare or assembled and tested board; instruction manual containing schematic, trouble-shooting tips, and memory diagnostic (fun to watch!)

Price: Assembled and tested - \$289.00

Bare board - \$40.00 Kits are not available.

Quantity discounts are available, please request on letterhead a current MTU price list.

Delivery: First retail delivery is January, 1978. Standard delivery schedule is stock to 2 weeks for retail orders.

Delivery on larger quantities is individually negotiated.

PIN CONNECTIONS

Signal	KIM	K-1008	Signal	KIM	K-1008
SYNC	E-1	N.C.	ADDR BUS 0	E-A	Α
RDY	E-2	N.C.	ADDR BUS 1	E-B	В
PHASE 1	E-3	N.C.	ADDR BUS 2	E-C	С
IRQ	E-4	N.C.	ADDR BUS 3	E-D	D
SET OVERFLOW	E-5	N.C.	ADDR BUS 4	E-E	E
NON-MASK INT.	E-6	N.C.	ADDR BUS 5	E-F	F
RESET	E-7	N.C.	ADDR BUS 6	E-H	H
DATA BUS 7	E-8	8	ADDR BUS 7	£−J	J
DATA BUS 6	E-9	9	ADDR BUS 8	E-K	K
DATA BUS 5	E-10	10	ADDR BUS 9	E-L	L
DATA BUS 4	E-11	11	ADDR BUS 10	E-M	M
DATA BUS 3	E-12	12	ADDR BUS 11	E-N	N
DATA BUS 2	E-13	13	ADDR BUS 12	E-P	P
DATA BUS 1	E-14	14	ADDR BUS 13	E-R	R
DATA BUS O	E-15	15	ADDR BUS 14	E-S	S
K6	E-16	N.C.	ADDR BUS 15	E-T	T
SING. STP. OUT	E-17	N.C.	PHASE 2	E-U	N.C.
+7.5 UNREG	N.C.	18	READ/WRITE	E-V	٧
VECTOR FETCH	A-J	19	READ/WRITE	E-W	W
DECODE ENAB.	A-K	20	*+16 UNREG*	***	X
+5 REG.	E-21	N.C.	PHASE 2	E-Y	Y
GROUND	E-22	- ·	RAM R/W	E-Z	N.C.

^{***} This signal must connect to the K-1008 only, not the KIM!

Programming of the K-1008 to display text and graphics is very straightforward. The display is essentially a matrix of dots with 200 rows of 320 dots per row. For addressing purposes the dots can be numbered from 0 to 63,999 with dot 0 being the upper left-hand corner dot, dot 319 being at the upper right corner, dot 320 being the leftmost dot on the next row down, and 63,999 being the lower right-hand corner dot. Eight horizontally adjecant dots make up one byte of memory with the position of the dots on the display corresponding to the position of the bits in the byte. Thus dot 0 is the leftmost bit (bit 7) of the first byte in the visable memory (generally at memory address 2000₁₆). Conversely dot 319 would be the rightmost bit (bit 0) of the fourtieth byte (typically address 2037₁₆).

Usually graphics programming is performed using the X-Y method of identifying a

particular dot position. Although the origin of the coordinate system can be assumed to be anywhere, it is convenient to place it at the lower left corner of the display. Thus all of the displayable points are in the first quadrant and \boldsymbol{X} and Y are always positive numbers. To convert from X-Y point coordinates to a dot number is a simple matter involving evaluation of the equation: DOT # =(199-Y)*320+X . Conversion from the dot number to a byte address and bit number (assuming most significant bit is bit 0) is as follows: BYTE ADDR = VM BASE ADDR + INT(BIT #/8); BIT # = REM(BIT #/8) . Going directly from coordinates to byte address and bit number is as follows: BYTE ADDR = VM BASE ADDR + (199-Y)*40+INT(X/8); BIT # = REM(X/8) . Note that the multiplication by 40 can be accomplished in steps as follows: A*40=(A+A*4)*8 where multiplication by 4 and 8 is accomplished by shifting left 2 and 3 positions respectively. Divison by 8 is accomplished by shifting right 3 positions.

Once the byte and bit addresses are found, the dot may be turned on with the logical OR instruction, turned off with an AND instruction, or flipped with an EOR instruction. It is convenient to write subroutines that accept X and Y coordinates as input and set, reset, flip, write, or read a dot. These would in turn call a subroutine to compute the byte and bit addresses from X and Y coordinates. A more sophisticated subroutine would accept the coordinates of the endpoints of a line and fill in the points forming the closest approximation to the straight line between them. Characters may be drawn either as line segments or a dot matrix by using a font table and calls to the appropriate routine. In special cases drawing

speed may be greatly increased by handling the 8 dots in a byte simultaneously.

Since the X coordinate may be as large as 319 which requires 9 bits to represent, the X coordinate must be a double-precision number. Although Y will fit into 8 bits, it too should be double precision for consistency and software compatibility with future display hardware upgrades. It is entirely possible that within two years from now we will see the introduction of a 640 wide by 400 high

display using 16K dynamic RAM's!

Although it is a lot of fun to build up graphic subroutines yourself, it is possible that some users would prefer to have the work done for them. A set of utility routines including those discussed above plus some others and a full 320x200 LIFE game are under development and will be available shortly for \$20.00 as printed, heavily commented source listings.

In the unlikely event that the Visable Memory does not work properly the following suggestions should be tried before returning the board to the factory for repair. This is to the customer's benefit since shipping delays alone often amount to two weeks even if the repairs are made immediately upon receipt at the factory.

If the display is an unsynchronized mess first try adjusting the horizontal and vertical hold controls on the monitor. Some monitors may be super sensitive about the video amplitude so try to adjust that too with the pot or resistors as previously mentioned. A long length of severely mismatched coax cable may distort the sync pulses beyond recovery so try a short length first. Try a friend's

monitor or a CCTV monitor at school.

If the display outline itself is stable but the individual display dots are randomly changing and/or the KIM is unable to write and read data reliably in the VM check your power supply. Although unregulated input voltages are expected, the DC voltage minus the ripple must not be less than 14 volts and 7 volts for the memory and logic supplies respectively. If a voltmeter indicates less than 15 and 8 volts be suspicous. Try a larger filter capacitor in the power supply. If it makes \underline{any} difference then that is the problem area. If the on-board regulators are bypassed, make sure that the supply voltages measured at the IC pins are within 4% of +12 and +5 and that ripple is less than 50 millivolts peak-to-peak. If the problem persists, carefully adjust the potentiometer according to the instructions on the previous page.

If the test program fails and consistantly points out the same bit at a consistently odd or even address then it is likely that a RAM chip is bad. Prior to shipment the board was continuosly checked with a similar program for 24 hours and no memory errors were allowed. Consult the accompanying chart to determine which RAM is bad and carefully remove it from the socket. Virtually any 22 pin 4K dynamic RAM with high-level clock and a 300NS access/470NS cycle speed may be substututed. Examples are MM5280 (NSC), TMS4060 (TI), 2107A, 2107B (Intel), 2604 (Sig.), and 9060 (AMD). Numbers to avoid are 2107plain and TMS4030. Also if parts are being obtained to populate a blank board it is recommended that the 2107B and the TMS4060 also be avoided. MM5280 RAM's for replacement or bare board population

purposes may be obtained from MTU for \$5.00 each.

Most other failures will require sharp eyes or an oscilloscope to trace. First examine the board underside to verify that unclipped excess component leads have not bent and shorted lines together. Also check the -5 supply voltage across D4;

it should be between -4.5 and -5.5 volts.

Tracing with an oscilloscope is best done by checking the counter chain first. Look at the 8mHz oscillator output and the first 3 counter stages. Then look at the phase comparator output. Adjust the pot until waveforms like the diagram are seen. Check the remainder of the horizontal counter chain and verify proper horizontal unblank and sync signals. Their period should be 64uS exactly. Check the vertical counter chain. The most significant bit of this chain should be on for 256uS and repeat just a shade faster than 60Hz. Check the load enable input to the shift register. Look at the video output signal and verify 3 distinct voltage levels with 20NS transition periods from one level to the next. The video output transistor could have been zapped if the video signal is distorted.

The memory address counter chain should be checked next. Verify proper differentiation of the vertical enable pulse and proper resetting of the address register at the beginning of each vertical sweep. Check that every stage is counting. Check the address multiplexor for proper functioning of each bit. With the KIM monitor examining a VM location synchronize the scope to board addressed (U3-6). Check that the data register is being gated onto the KIM bus at this time. Check the RAM data outputs, they should be stable just prior to data register clocking which occurs 100-150 NS before the end of phase 2.

Check the clock waveform to the RAM chips, it should be a full 12 volts in amplitude and have 25NS or less transition times. If one of the clock driver transistors is bad, replace with the identical number.

If all of this fails to locate the problem, return the board to the factory.

The K-1008 Visable Memory is basically an 8K dynamic memory board. However instead of letting the memory refresh cycles go to waste, the data read is formatted into a video signal and sent out. Thus, depending on your point of view, it is either a dynamic board with "visable" refresh or a static video display board.

The key to the board's remarkable properties is the 6502 bus itself. A symmetrical 1.0 mHz two-phase clock is used by the KIM-1. The 6502 microprocessor really accesses memory only during Phase 2 with Phase 1 being used for setup. Thus the visable memory can use the 500NS period during Phase 1 to access the memory for display and then turn the memory over to the 6502 during phase 2. RAM chip access times approaching 300NS are required with this scheme but that figure is actually rather slow compared with modern 4K dynamic RAM standards. It is this "flip-flop" sharing between microprocessor and display that makes glitchless display quality possible under all operating conditions.

All of the board's timing is derived from an 8mHz oscillator which is phase-locked to the rising edge of PHASE 2 from the KIM. Each cycle of this oscillator represents 1 dot on the display which is also 125 NS. U10 is the voltage controlled oscillator in the phase locked loop which is just a classic Schmidt trigger R-C oscillator. The 500 ohm pot determines the oscillator's free-running frequency and is set for a nominal frequency of 8.0mHz. This simple oscillator is made to act as a voltage controlled oscillator (VCO) by connecting a resistor (2.2K) to the R-C node. Changes in current through this resistor caused by voltage changes at its free end affect the oscillator's frequency. Although the linear VCO range is only 20% or so, this is ample for locking to a fixed

crystal-controlled frequency.

The phase detector is also rather unique. Since the phase angle of the lock between the on-board oscillator/counter chain and the KIM's PHASE 2 clock affects the data transfer timing, it had to be controlled more tightly than a typical exclusive-or phase detector would provide. A tri-state buffer (U8) fills the bill. A 250NS pulse at a 1.0mHz rate from the first three stages of the counter chain enables the tri-state buffer. The data input to the buffer is PHASE-2 from the KIM. Ideal timing for data transfer between KIM and VM occurs when the trailing edge of PHASE 2 occurs midway in the enable pulse. Under these conditions the output of the buffer floats for 3/4 of the cycle, is driven high for about 1/8 of the cycle, and then is driven low for the remaining 1/8 of the cycle before floating again. This wildly gyrating buffer output voltage is averaged by the low pass filter formed by R3 and C17. If PHASE 2 turns off earlier in the enable window, the buffer output high time becomes less than the low time and the low-pass filter output voltage decreases thus speeding up the VCO which corrects for the error. The converse is true if PHASE 2 becomes late. The exact equilibrium point can be changed by adjusting the 500 ohm pot, P1.

The 8.0mHz output of the oscillator is called DOT CLOCK and is used elsewhere to control generation of individual video dots. It is also fed to the counter chain which ultimately divides the 8.0mHz all the way down to 60Hz. The first three stages (part of U12) of the chain divide by 8 producing the DOT 4, DOT 2, and DOT 1 signals which are used to control the memory chip timing and loading of bytes into the video shift register for display. The remaining 6 stages (the remainder of U12 and part of U30) divide by 64 and produce the horizontal scan frequency of 15.625kHz which is a period of exactly 64uS. Decoding logic consisting of portions of U13, U31, and U16 produce two overlapping control signals. Pin 3 output of U13 is a horizontal display enable (unblank) signal. This signal is high for 40uS of the 64 and enables the generation of video data during that period. This of course represents 40 byte times or 320 bit times and sets the width of the image. Other decoding logic (parts of U31) generates a horizontal sync pulse which is 8uS wide and approximately centered in the 24uS interval that HORIZONTAL UNBLK is off. The decoded states of the counter were carefully chosen to insure that no glitches

occurred on the horizontal sync pulse.

The trailing edge of the horizontal sync pulse drives the second half of the counter chain consisting of U32 and a portion of U45. Overall this counter divides by 260. Initially it starts with all 9 bits at zero. After 260 horizontal syncs it reaches a count of 260 which is detected by U31 pin 3 which then forces all 9 bits back to zero. The most significant bit of the counter (U45) is a one for only 4 horizontal sync periods so it is used as the vertical sync pulse. An exclusive-or equivalent formed from portions of U29 and U44 combines the horizontal and vertical syncs together to provide a simplified but perfectly adequate composite sync signal to the video signal generator.

U47, an inverter, and a flip-flop provide a glitch-free vertical display enable signal by decoding the second half of the counter chain. This signal is true for 200 horizontal scans and false for the remaining 60. Like the horizontal unblank and sync, vertical sync is intiated midway in the interval that vertical display enable is off. The leading edge of vertical display enable resets the memory scan address counter at the beginning of the frame through R12, R13, C33, and part of

U46.

The video shift register, U9, is clocked continuously by the 8.0mHz oscillator. Any data in the register is shifted toward the output and zeroes are shifted in. After 8 shifts the register will start outputting zeroes or black if no new data is loaded. Nand gate U15 allows new data to be loaded only when VERTICAL ENABLE is true, HORIZONTAL UNBLK is true, and the dot counter portion of the counter chain is at STATE 7. When all of these conditions are satisfied, the next 8.0mHz clock pulse loads the shift register rather than shifting it. The memory timing has been carefully set up so that data from the memory is available when the shift register needs it. Since the 76LS166 is a synchronous load device, there is no problem with the first or last dot of a byte being wider or narrower than the other dots. A fourth input to the shift register load enable gate is normally always high but 2 of the jumpers at S1 allow it to be connected to true or complement of the most significant memory address counter bit. When in one of these positions, half of the screen is blanked and the other half works normally.

The video combiner consists of a resistor network and two open-collector gates from U14. Output 8 is controlled by the composite sync source and if it is on generates an essentially zero voltage level at the base of Q7. Video black is generated if output 3 is on which is a level of about .8 volts because of R16. If both gates are off the white level of 2.5 volts, set by voltage divider R17 and R18, is produced. Emitter follower Q7 buffers the video coax cable from the realtively high impedance video combiner insuring good signal quality regardless of cable length. Series termination of the line is provided by R14. The overall video amplitude into a 75 ohm standard video cable is about 1.2 volts P-P which

doubles under open circuit conditions.

The display memory address counter is 13 bits long and consists of U19, U34, and a portion of U30. Every time the video shift register is loaded with data from memory, the counter increments by one in preparation for the next memory byte. The counter is reset immediately before the first byte is displayed at the upper left corner of the screen. Note that when the display frame is complete and VERTICAL ENABLE becomes false that the counter continues to count during those times that HORIZONTAL UNBLK is true. This maintains memory refresh action during

the relatively long vertical blanking period.

A 12 bit 2 input address multiplexor is formed from U2O, U33, and U35. This multiplexor selects addresses from the address counter when DOT 4 is high and selects addresses from the KIM when it is low. DOT 4 is roughly the inverse of KIM PHASE 2 but occurs about 50 to 100 NS earlier. The output of the address

multiplexor drives the 12 address lines of the RAM array.

Looking now at the KIM side of the interface, U2 buffers the upper three KIM address bus bits and provides them in their true and complement sense. One 3-input gate from U3 in conjunction with 6 of the jumper positions at S1 produces the $\overline{\text{BOARD}}$ ADDRESSED signal when the board is actually addressed. Another gate in U3 also detects address references between E000 and FFFF and generates $\overline{\text{KIM DECODE ENABLE}}$ to allow the KIM monitor ROM's to function when A-K is disconnected from ground. U1, an 8-input nand, detects references between FF00 and FFFF and generates $\overline{\text{KIM VECTOR}}$ FETCH. A germanium diode in series with the gate output simulates the open-collector gate which is required.

The KIM data bus is buffered both to and from the actual RAM array. Data from the bus passes through U6 and U4 on its way to the RAM DATA INPUT pins. The inversion of the data is cancelled by the data inversion inside the RAM itself. Data output from the RAM enters a tri-state latch which is necessary because data from the RAM's has disappeared by the time the KIM uses it. The latches have new data clocked into them at the end of every memory cycle but their contents are gated onto the KIM data bus only when the board is addressed and a write cycle is not being performed.

The memory array itself consists simply of 16 4K dynamic RAM chips of the 22 pin variety arranged in a 2 by 8 array. The primary reason for their use over other types of memory chips was cost and a long history of trouble-free reliable performance in large mainframe computers. Also they have the lowest average power consumption in this circuit of all available 4K RAM's. Although National Semiconductor MM5280's are used on factory assembled boards, many manufacturers produce compatible products. Exact details on the operation of 22 pin 4K dynamic

RAM's may be found in the manufacturer's data sheets.

One signal required by the RAM chips is a clock signal that is 12 volts in amplitude. The leading edge of this signal causes the RAM's themselves to latch the state of the address inputs and hold it until clocked again. Data appears at the output after access time, which is typically 200NS, and remains until the clock returns to ground. When not clocked, the RAM's remain completely inactive, draw no power, and float their outputs. The power saver generates a clock pulse only when a memory cycle is actually needed and only clocks the row of RAM's that was actually addressed. At all other times the memory array draws no power at all. If the KIM is not accessing the board, less than 32% of the possible memory cycles are active which rises to about 81% if the KIM is in a tight loop fetching and executing solely on the VM board. An individual RAM chip will see about one half of this activity level. The result is that the memory array runs from stone cold when the KIM is executing elsewhere to just cold when fully utilized.


The clock driver circuit that accepts TTL levels from U17 and U18 and translates them to 12 volt levels is exceptionally simple, cheap, power conservative, and high in performance. Like the RAM array, the clock driver draws no power except when a clock pulse is being generated. Performance of the circuit when loaded by 8 RAM chips rivals that of \$3 driver IC's with rise and fall times


of less than 25NS.


The clock timing generator uses a gate (part of U11) and a flip-flop to generate a precise clock pulse width for the RAM chips. The power saver gating is supplied by U17, U18, and some inverters. The power saver circuit combines clock timing, BOARD ADDRESSED, HORIZ UNBLK, and the least significant memory address bit together and determines which row of RAM's should be clocked if either. U15 generates a write enable pulse coincident with the clock when the conditions

necessary for writing are satisfied.


Two 3-terminal regulators supply regulated +5 and +12 volts from unregulated input voltages. Minimal heatsinking is necessary due to the low power consumption of the board. The 1000uF filter capacitor on the +16 unregulated input allows the K-1000 power supply to power 2 Visable Memories as well as a KIM and K-1008 DAC all simultaneously. Negative 5 for the RAM chips is supplied by a charge pump and zener diode regulator. Output 6 of U44 provides a 12 volt P-P signal at 1mHz which drives the network consisting of D2, D3, and C31 which, without D4, would produce about -11 volts. D4 reduces this to -5 volts and in doing so limits the swing at U44-6 to about 6 volts P-P.










MTU VISABLE MEMORY 22 PIN RAN TIMING GEN. & POWER SUPPLY 9/15/77 CHAMBERLIN










PARTS LIST

```
74LS30
         U2, U4, U6, U16
                               74LS04
5
             U46
2
         U3, U11
                               74LS10
2
         U5, U7
                               74LS173
         U8 
1
                               74LS368
         U9
                               74LS166
1
                               74LS13
1
         U10
         U12, U19, U32
U13, U29
U14, U30, U45
U15, U47
                               74LS393
3
2
                               74LS00
3
                               74LS109
2
                               74LS20
2
         U17, U18
                               74LS55
                               74LS158
3
         U20, U33, U35
16
         U21-U28, U36-U43
                               MM5280 or equivalent
1
         U31
                               74LS08
1
         U34
                               74LS93
1
         U44
                               74LS26
         D1
                               1N270 OR EQU Ge DIODE
                               1N914 OR EUQ ST DIODE
2
         D2, D3
                               5.1V 5% .4W ZENER
LM340T5 VOLTAGE REG.
1
         D4
1
         Q1
                               LM341P12 VOLTAGE REG.
1
         Q2
                               2N3646 NPN HI SPEED
2
         Q3, Q5
         Q4, Q6
                               2N4916 PNP HI SPEED
                               2N2907 PNP MED CURRENT AMP
1
         Q7
                               16 PIN SOCKET FOR JUMPERS
1
         S1
         R1, R4, R6, R10,
R12, R13
6
                               10K 1/4 W. 5% RESISTOR
2
                               470 OHM 1/4 W. 5%
         R2, R3
         R5, R8, R19
3
                               2.2K 1/4W. 5%
         R7, R9, R17, R18,
5
                               1K 1/4W. 5%
             R20
2
         R14, R15
                               68 OHMS 1/4W. 5%
1
         R16
                               220 OHMS 1/4 W. 5%
         C1
                               1000UF 25V. ELECTROLYTIC
1
         C2
                               10UF 16V. TANTALUM
                               68PF MPO DISK CERAMIC
1
         C5
         C17, C31
C19, C21, C33
2
                               .01UF Z5U DISK CERAMIC
                               220PF Z5U DISK CERAMIC
3
         C20, C50
                               100PF Z5U DISK CERAMIC
2
1
         C36
                               100UF 16V ELECTROLYTIC
         C51
                               100UF 16V ELECTROLYTIC
1
         C3, C4, C7-14,
C15, C16, C18,
C22-C30, C32,
                               .047UF OR GREATER 12V
41
                                  Z5U CERAMIC DISK
             C34-C43,
              C45-C49
              C52-C54
         Н1
                               1" SQUARE HEATSINK
1
1
         J1
                               RCA PHONO JACK
         P1
                               500 OHM OR 1K TRIMPOT
1
```



	COLOR OF UPPER LEFT CHECKER RECTANGLE WORK COLOR DURING HORIZONTAL SCAN WORK COLOR DURING YERTICAL SCAN COUNT OF CHECKER HEIGHT DURING VERTICAL SCAN BYTE COUNT DURING HORIZONTAL SCAN											
	HECKER IZONTAL FICAL S HT DURI											
	OF UPPER LEFT CHECKER RECT COLOR DURING HORIZONTAL SCA COLOR DURING YERTICAL SCAN OF CHECKER HEIGHT DURING V COUNT DURING HORIZONTAL SCA								,			
	UPPER DA DURI DA DURI CHECKE											
	COLOR OF UPPER LEFT CHECKER RECTA * WORK COLOR DURING HORIZOWTAL SCAN : WORK COLOR DURING YERTICAL SCAN : COUNT OF CHECKER HEIGHT DURING YE : SCAN COUNT DURING HORIZOWTAL SCAN											
	0000 0											
	. 87TE . 87TE . 87TE											
×												
LE MEN	CKDTA: CKDTAX: CKYCT: HBYTCT											vi In
VISABI												
YMIST K-1008 VISABLE MEMORY EVHATES AND NATA STOPACE	0012 00 0013 00 0014 00 0015 00 0016 00											
YMTST	57 58 59 60 61 63 63											
	THIS ION ION ARDS ABLE IN	ORED AME IS WRITE	THE		POINT W					ADDRES		LATION E
	RY. MARD. UNICT UNICT UNICT UNICT UNICT VITH AYED	E ST ARE S ARE ARE	VERIFY 0F 15 PO		FOR		RROR			ERROR		MANIPUI CTANGLI ECTANGI
	58. 554.	8 7 C 1 8			ພ ເ_							- 22 22
	BLE MENG SPLAY BO MENGRY F OF THE OF THE MAINTAJ S THAT MJ	N BITS AR RANDOMLY TILLED, I CONTENTS TRIED. T	TEO TO TEST BK SIZES		E STATE ORY BOARD ESS BITS		MORY E	ST 1 ST 2		UNTER SS AND		KER
	18 VISABLE MENG 1008 DISPLAY BG 1008 DISPLAY BG 1008 DISPLAY BG HREEDF OF THE AATED ARE CKECK AATED MAINTAI AARAS HANT MI ES AREAS HANT MI AARDS ARE DISPLAY	RANDOM BITS ARE STORED S ALSO RANDOMLY ON IS FILLED, THE SAME PRORY CONTENTS ARE EE IS TRIED. THIS IS D PAUSE BETMEEN THE MRI	INSERTED TO EN TO TEST 8K T OTHER SIZES OF 2.		MACHINE STATE LE MEMORY MEMORY BOARD R ADDRESS BITS		TED MEMORY E	FOR TEST 1 FOR TEST 2		GISTER ERIFY ESS COUNTER ADDRESS AND		FOR VM DATA R VM JF CHECKER I
	E K-1008 VISABLE MEMORY, TH THE K-1008 DISPLAY BOARY, THE K-1008 DISPLAY BOARY CACK THEREOF OF THE DISPLAY S GENERATED ARE CRECKERBOARD ONLTOR SHOULD MAINTAIN STABL MD DARK AREAS THAT MIGHT AN ECTANGLES ARE DANDOM WITH AN	TEST. RANDOM BITS AR HICH IS ALSO RANDOMLY LOCATION IS FILLED, I ADD MEMORY CONTENTS SEQUENCE IS TRIED, I SECOMD PAUSE BETMEEN	RATION INSERTED TO RESH. "WEITTEN TO TEST 8K TO TEST OTHER SIZES POWER OF 2.		SAVE NACHINE STATE VISABLE MEMORY ISABLE MEMORY BOARD IT UPPER ADDRESS BITS		F DETECTED MEMORY E ESENT ERROR BITS	COUNT FOR TEST 1 COUNT FOR TEST 2	TEST	MBER REGISTER D FOR VERIFY TE ADORESS COUNTER MEMORY ADDRESS AND	EST	OINTER FOR YM DATI INED FOR YM IDTH) OF CHECKER I EIGHT) OF CHECKER
	FOR THE K-1008 VISABLE MENGRY. THI SEA THE K-1008 VISABLE MENGRY. THI SEA GROSS CHECK OF MENGRY FUNCTION ACY OR LACK THEREOF OF THE DISPLAY PATTERNS GENERATED ARE CKECKERBOANDS SPLAY MONITOR SHOULD MAINTAIN STABLE THE RECTANGLES ARE RANDOM WITH AM 16 CHECKERBOANDS ARE DISPLAYED IN	NCTION TEST. RANDOM BITS ARE STORE ORDER WILLH IS ALSO RANDOMLY MEMORY LOCATION IS FILLED, THE SAME MERATED AND MEMORY CONTENTS ARE A MEW SEQUENCE IS RIED. THIS IS SEVERAL SECOND PANSE BETWEEN THE 18	GTH TIERATION INSERTED TO VERIFY RAN REFRESH. FLCALTY MRITTEN TO TEST 8K OF CATION TO TEST OTHER SIZES IS PO T BE A POWER OF 2.		RESS OF SAVE MACHINE STATE ENTRY PRESS OF VISABLE MEMORY E.OF VISABLE MEMORY BOARD MIFICANT UPPER ADDRESS BITS FOR VM		RESS OF DETECTED MEMORY E.S REPRESENT ERROR BITS	RATION COUNT FOR TEST 1	ATTERN TEST	DOW MINBER REGISTER FES SEED FOR VERIFY BLE BYTE ADDRESS COUNTER KANBLED NEMORY ADDRESS AND	SOARD TEST	NRESS POINTER FOR YM DATI NA DESTINED FOR YM SIZE (WIDTH) OF CHECKER I SIZE (HEIGHT) OF CHECKER
	ROGRAM FOR THE K-1008 VISABLE WENT NOT THE WINDS VISABLE WENT OF THE K-1008 DISPLAY BOTH OF THE K-1008 DISPLAY BOTH OF THE MINISTERS GENERATED ARE CRECY THE DISPLAY WONTING SHOULD MAINTANT LARGE WHITE AND DARK MERS THAT MINISTONS OF THE RECTANGLES ARE RANDOM LIONS OF THE RECTANGLES ARE RANDOM LIONS OF THE RECTANGLES ARE RANDOM LIONS OF THE RECTANGLES ARE RANDOM LIONS. 16 CHECKTRODARDS	ICTION TEST. REDER WHICH IS REMORY LOCATIO RENATED AND ME A NEW SEQUENC EVERAL SECOND	THE LOFF HTERATION INSERTED TO WANTE RAN REFESH. S. SPECIFICALLY WRITTEN TO TEST ON MODIFICATION TO TEST OTHER SIZES FED MUST BE A POWER OF 2.		ADDRESS OF SAVE MACHINE STATE ENTRY POINT ADDRESS OF YISABLE HEMORY SIZE OF YISABLE HEMORY BOARD SIZE FOR YISABLE SIZE FO	STORAGE	; ADDRESS OF DETECTED MEMORY ERROR; ONES REPRESENT ERROR BITS	: ITERATION COUNT FOR TEST 1	ANDOM PATTERN TEST	; RANDOM NUMBER REGISTER ; SAVES SEED FON VETCHIFF ; DOUBLE BYTE ADDRESS COUNTER ; SCRAMBLED MEMORY ADDRESS AND ERROR ADDRES	HECKERBOARD TEST	; ADDRESS POINTER FOR YM DATA MANIPULATION ; DATA DESTINED FOR YM ; X SIZE (MIDTH) OF CHECKER RECTAMGLE ; Y SIZE (HEIGHT) OF CHECKER RECTAMGLE
	TES AND DATA STORAGE' CLISE PROGRAM FOR THE K-LOOB VISABLE WENG THEN TWO TESTS OF THE K-LOOB DISPLAY BG THES THE ACCURACY OR LACK THERCOF OF THE COUTS. THE APTITENS GENERATED ARE CRECY CLIST. THE ATTENS GENERATED ARE CRECY CLIST. THE DISPLAY MONITOR SHOULD MAINTAN IN THE LARGE WHITE AND DAKK AREAS THAT MI DIMENSIONS OF THE RECTANGLES ARE RANDOM DISTRIBUTION. 16 CHECKTRBOARDS ARE DISPLAY THE LARGE WHITE AND DAKK AREAS THAT MI DISTRIBUTION. 16 CHECKTRBOARDS ARE DISPLAY THE CARREST AND THE TRESTANDED.	A SCAMBLED ORDER MICH IS ALSO RANDOM BITS AR SCAMBLED ORDER MICH IS ALSO RANDOMINAFIER EVERY MEMORY LOCATION IS FILLED. I SEGERERANTD AND MEMORY CONTENTS NOT IT. THEN A NEW SEQUENCE IS TRIED. INIES WITH A SEYERAL SECOND PAUSE BETWERNINES WITH A SEYERAL SECOND PAUSE BETWERNINES WITH A SEYERAL SECOND PAUSE BETWEEN	AASE OF THE LOFF HTERATION INSERTED TO 7 OF DYNAMIC RAM REFRESH. 80AM IS SPECIFICALLY WRITTEN TO TEST OK PHORY, WOOLFICATION TO TEST OTHER SIZES NT TESTED MUST BE A POWER OF 2.	QUATES	*******	ta storage Data storage	; ADDRESS OF DETECTED MEMORY E ; ONES REPRESENT ERROR BITS	: ITERATION COUNT FOR TEST 1 : ITERATION COUNT FOR TEST 2	FOR RANDOM PATTERN TEST		FOR CHECKERBOARD TEST	; ADDRESS POINTER FOR YN DAT; DATA DESTINED FOR YN ; X SIZE (NIDTH) OF CHECKER! ; Y SIZE (HEIGHT) OF CHECKER
	'EQUATES AND DATA STORAGE' WE EXECUSE PROGRAM FOR THE K-LOOB VISABLE WEND MINICLEMENT NO TESTS OF THE K-LOOB DISPLAY BG E FIRST TEST PERFORMS A GROSS CHECK OF WENDRY F MONSTRATES THE ACCURACY OR LACK THEREOF OF THE MONSTRATES THE ACTURACY OR LACK THEREOF OF THE THE CRECLIFY THE DISPLAY MONITOR SHOULD MAINTAN VEN WITH THE LARGE WHITE AND DARK AREAS THAT MI THE DIMENSIONS OF THE RECTARGLES ARE RANDOM MITAL DISPLAY HEREOFICES ARE RANDOM MITAL DISPLAY HEREOFICES.	S. 2 IS A MEMORY FUNCTION TEST. RANDOM BITS AR YM IN A SCRAMBLED ORDER MICH IS ALSO RANDOMILY INED. AFTER EVERY MEMORY LOCATION IS FILLED, ND SEQUENCE IS REGEMERATED AND MEMORY CONTENTS AGAINST IT. THEN A MEM SEQUENCE IS TRIED. I ED 16 TIMES WITH A SEYERAL SECOND PAUSE BETWEEN	RIFY PHASE OF THE LOFT HTERATION INSERTED TO ONALITY OF DYNAMIC RAM REFRESH. IS PROGRAM IS SPECIFICALLY WRITTEN TO TEST ON UNDIS MEMORY. MODIFICATION TO TEST OTHER SIZES E AMOUNT TESTED MUST BE A POWER OF 2.	STEM EQUATES	X'1C22 ; ADRESS OF SAVE MACHINE STATE X'2000 ; ADDRESS OF VISABLE MEMORY BOADD 8192 ; SIZE OF VISABLE MEMORY BOADD X'1F ; SIGMIFICANT UPPER ADDRESS BITS	age data storage 0 Rogram data storage	00	00	STORAGE FOR RANDOM PATTERN TEST		STORAGE FOR CHECKERBOARD TEST	0000
	, FUSERILE .	TEST 1. TEST 1. TEST 2 IS A MEMORY FUNCTION TEST. RANDOM BITS ARE TEST 2 IS A MEMORY FUNCTION TEST. RANDOM BITS ARE DETERMINED. AFTER EVERY MEMORY LOCATION IS FILLED. DATA AND SEQUENCE IS REGENERATED AND MEMORY CONTENTS. CHECKED GAGAINST IT. THEN A MEM SEQUENCE IS TRIED. ITERATED IS TRIED.	AND VENTY PHASE OF THE 1611 TIERATION INSERTED TO VERIFY THE FUNCTIONALITY OF DYNAMIC RAN REFRESH. HIS PROGRAM IS SPECIFICALLY INSTITEN TO TEST ON OF THIS PROGRAM. IS SPECIFICALLY INSTITEN TO TEST OFFER SIZES IS POSSIBLE BUT THE AMOUNT TESTED MUST BE A POWER OF 2.	KIM SYSTEM EQUATES	*******	BASE PAGE DATA STORAGE= 0 MAIN PROGRAM DATA STORAGE			DATA STORAGE FOR RANDOM PATTERN TEST	.WORD 1234 ; RANDOM NUMBER REGISTER .WORD 0 ; SAVES SEED FOR VERIFY .WORD 0 ; DOUBLE BYTE ADDRESS COUNTER .WORD 0 ; SCRAMBLED MEMORY ADDRESS AND	DATA STORAGE FOR CHECKERBOARD TEST	
-CRY	PAGE 'EQUATES AND DATA STORAGE' TEST AND EXERCISE PROGRAM FOR THE K-1008 VISABLE MENT PROGRAM IMPLEMENTS 'TWO TESTS OF THE K-1008 DISPLAY BG PROGRAM IMPLEMENTS 'TWO TESTS OF THE K-1008 DISPLAY BG AND DEMONSTRATES THE ACCURACY OR LACK THEREOF OF THE GEMERATOR CRECUITS. THE DATTENIS GENERATED ARE CRECY OF WARTOUS SIZES. THE DISPLAY MANITOR SHOULD MAINTAN SYNC EVEN MITH THE LARGE WHITE AND DARK AREAS THAT MI SPORAL. THE DIMENSIONS OF THE RECTANGLES ARE RANDOM EXPONENTIAL DISPLAYINGLES ARE RANDOM	TEST 1. TEST 2. IS A MEMORY FUNCTION TEST. RANDOM BITS AR IN THE YM IN A SCRAMBLED ORDER MICH IS ALSO RANDOMICH IN THE YM IN A SCRAMBLED ORDER MICH IS ALSO RANDOMICH DETERMINED. AFTER EVERY MEMORY LOCATION IS FILLED, I DATA AND SEQUENCE IS REGENERATED AND MEMORY CONTENTS CHECKED RAGINST IT. THEN A MEM SEQUENCE IS TRIED. I ITERATED IS TIMES WITH A SEVERAL SECOND PAUSE BETHEEN	AND VERIEY PHASE OF THE LIGHT HTERATION INSERTED TO FUNCTIONALITY OF DYMANIC RAW REFRESH. THIS PROGRAM IS SPECIFICALLY WRITTEN TO TEST OK CONTIGUOUS MEMORY, MODIFICATION TO TEST OTHER SIZES BUT THE AMOUNT TESTED MUST BE A POWER OF 2.	KIM SYSTEM EQUATES	x x'1C22 x x'2000 x 8192 x x'1F	BASE PAGE DATA STORAGE = 0 WAIN PROGRAM DATA STORAGE	.WORD 0	.BYTE 0		.WORD 0 .WORD 0 .WORD 0 .WORD 0	DATA STORAGE FOR CHECKERBOARD TEST	WORD 0 BYTE 0 BYTE 0
BLE MEMORY Storage	PAGE 'EQUATES AND DATA STORAGE' TEST AND EXERCISE PROGRAM FOR THE K-1008 VISABLE MENT PROGRAM INPLEMENTS TWO TESTS OF THE K-1008 OISPLAY BO THE FIRST TEST PERFORMS A GROSS CHECK OF WEMORY F AND DEMONSTRATES THE ACCURACY OR LACK THEREOF OF THE GENERATOR CRICUITS. THE DATTERNS GENERATED ARE CRECY OF YARIOUS SIZES. THE DISPLAY MONITOR SHOULD MAINTAN SYNC EVEN MITH THE LARGE WHITE AND DARK AREAS THAT MI SPORGE VEN WITH THE LARGE WHITE AND DARK AREAS THAT MI SPORGE THE DARGE WHITE AND DARK AREAS THAT MI EXPONENTIAL DISTRIBUTION. 16 CHECKERBOARDS ARE DISPLAY	TEST 1. TEST 2. IS A MEMORY FUNCTION TEST. RANDOM BITS AR TEST 2. IS A MEMORY FUNCTION TEST. RANDOM BITS AR IN THE YM IN A SCRAMBLED ORDER WHICH IS ALSO RANDOMIN. DETERMINED. AFTER EVERY MEMORY LOCATION IS FILLED, I DATA AND SEQUENCE IS REGARRANTED AND MEMORY CONTENTS. CHECKED AGAINST IT. THEN A MEW SEQUENCE IS TRIED. ITERATED IS THEED.	AND VERIFY PHASE OF THE LIGHT ITERATION INSERTED TO FUNCTIONALITY OF DYNAMIC RAW REFRESH. THIS PROGRAM IS SPECIFICALLY WRITTEN TO TEST OK CONTIGUOUS MEMORY, WIDDIFICALION TO TEST OTHER SIZES BUT THE AMOUNT TESTED MUST BE A POWER OF 2.	; KIM SYSTEM EQUATES	*******	BASE PAGE DATA STORAGE .= 0 .= MAIN PROGRAM DATA STORAGE	00	00	, DATA STORAGE FOR RANDOM PATTERN TEST		; DATA STORAGE FOR CHECKERBOARD TEST.	0000
B VISABLE MEMORY DATA STORAGE	LEST AND EXERCISE PROGRAM FOR THE K-1008 VISABLE MENT TEST AND EXERCISE PROGRAM FOR THE K-1008 VISABLE MENT PROGRAM INVELENITS TWO TESTS OF THE K-1008 OISPLAY BO HE FIRST TEST PERFORMS A GROSS CHECK OF WEMORY F AND DEMONSTRATES THE ACCURACY OR LACK THEREOF OF THE GENERATOR CRICUITS. THE PATTERNS GENERATED ARE CRECY OF VARIOUS SIZES. THE DISPLAY MONITOR SHOULD MAINTAN SYNC EVEN WITH THE LARGE WHITE AND DARK AREAS THAT MI SYNC EVEN WITH THE LARGE WHITE AND DARK AREAS THAT MI EXPONENTIAL DISTRIBUTION. 16 CHECKERBOARDS ARE DISPLAY CHECK	TEST 1. TEST 2 IS A MEMORY FUNCTION TEST. RANDOM BITS AR TEST 2 IS A MEMORY FUNCTION TEST. RANDOMILY IN THE YM IN A STRAMBLED ORDER WHICH IS ALSO RANDOMILY DETERMINED. AFTER EVERY MEMORY LOCATION IS FILLED, I DATA AND SEQUENCE IS REGARKATED AND MEMORY CONTENTS. CHECKED AGAINST IT. THEN A NEW SEQUENCE IS TRIED. ITERATED IS THEED.	AND VERTEP PHASE OF THE LIGHT TIERATION INSERTED TO FUNCTIONALITY OF DYNAMIC RAN REFRESH. THIS PROGRAM IS SPECIFICALLY WRITTEN TO TEST OK CONTIGUOUS NEMORY. MODIFICALION TO TEST OTHER SIZES BUT THE AMOUNT TESTED MUST BE A POWER OF 2.	KIM SYSTEM EQUATES	KINMON = X'IC22 WMCMG = X'2000 WMSIZ = 8192 WMSGBT = X'IF	••••	0000 ERRADR: "WORD 0 00 ERRBTS: "BYTE 0	00 T11TCT: .BYTE 0 00 T21TCT: .BYTE 0		0000 SEED: WORD 0 0000 ADDRCT: WORD 0 0000 ADDRCT: WORD 0 0000 SCHEMA: WORD 0	; DATA STORAGE FOR CHECKERBOARD TEST	0000 WMADR: "WORD 0 00 WHDATA: "BYTE 0 00 CKYSZ: "BYTE 0 00 CKYSZ: "BYTE 0
WHIST K-1008 VISABLE MEMORY EQUATES AND DATA STORAGE	TEST AND EXERCISE PROGRAM FOR THE K-1008 VISABLE MEND PROGRAM INPLEMENTS TWO TESTS OF THE K-1008 VISABLE MEND PROGRAM INPLEMENTS TWO TESTS OF THE K-1008 USPLAY BO THE FIRST TEST PERFORMS A GROSS CHECK OF WEMORY FOR THE AND DEMONSTRATES THE ACCURACY OR LACK THEREOF OF THE GENERATINE CREUITS. THE PATTERNS GENERATED ARE CRECY SYNC EVEN WITH THE LARGE WHITE AND DARK AREAS THAT MI SYNC EVEN WITH THE LARGE WHITE AND DARK AREAS THAT MI EXPONENTIAL DISTRIBUTION. 16 CHECKERBOARDS ARE DISPONDING.	TEST 1. A MEMORY FUNCTION TEST. RANDOM BITS AR TEST 2 IS A MEMORY FUNCTION TEST. RANDOM BITS AR 4 IN THE WY IN A SCRAMBLED ORDER WHICH IS ALSO RANDOMIN' 5 DETERMINED. AFTER EVERY MEMORY LOCATION IS FILLED, I 6 DATA AND SEQUENCE IS REGARKATED AND MEMORY CONTENTS 7 CHECKED AGAINST IT. THEN A MEW SEQUENCE IS TRIED. I		26 STEW SYSTEM EQUATES 27 STEW SYSTEM EQUATES	1022 KIMON = X'1022 2000 WRGZ = X'2000 NS1Z = 8192 001F WRGBT = X'1F	33 : BASE PAGE DATA STORAGE 34 0000 : 0 : 0 : 0 : 0 : 0 : 0 : 0 : 0 :	0000 0000 ERRADR: "WORD 0 0002 00 ERRBTS: "BYTE 0	0003 00 T11TCT: .BYTE 0 0004 00 T21TCT: .BYTE 0	•	0005 0204 RANDHO: .NCRD 1234 00007 0000 SEED: .NCRD 0 0009 0000 ADDRCT: .NCRD 0 0008 0000 SCMEMA: .NCRD 0	; DATA STORAGE FOR CHECKERB	WMADR: JURD O WMDATA: BYTE O CKXSZ: BYTE O CKYSZ: BYTE O

	; GO TO ERROR LOG IF ERROR	DECREMENT AND CHECK ITERATION COUNT 1 LOOP UNTIL 16 ITERATIONS DONE REPEAT THE ENTIRE TEST WITH DIFFERENT 1 DATA		; STORE ERROR BITS ; STORE ERROR ADDRESS	••	STORE ERROR BITS STORE ERROR ADDRESS		; GO TO KIM MONITOR										
	RNERLG	TZITCT MAINII MAIN	LOG ROUTINES	ERRBTS YMADR ERRADR YMADR+1	ERRADR+1 Kimmon	ERRBTS SCMEMA ERRADR	SCMEMA+1 ERRADR+1	KING										
8		S P S	ERROR				35	È										
E MEMORY			••	CKERLG:		RNERLG:								i				
VMTST K-1008 VISABLE MEMORY MAIN TEST PROGRAM	118 025C 0014	119 025E U604 120 0260 10CC 121 0262 4C0402 122	124 124	125 126 0265 8502 127 0267 A50D 128 0269 8500 129 0268 A50E	130 0260 8501. 131 026F 4C221C	133 0272 8502 134 0274 A508 135 0276 8500	136 0278 A50C 137 027A 8501	139 0270 402210										
	OGRAM' ; START PROGRAM CODE AT 200	; INITIALIZE STACK POINTER ; INSURE BINARY ARITHMETIC	ECKERBOARD PATTERNS	SET 16 ITERATION COUNT GET AN EXPONENTIALY DISTRIBUTED RANDOM MINBER IN A	MAKE IT THE Y CHECKER SIZE MAKE IT THE Y CHECKER SIZE	; KANDOMLY DETERMINE UPPER LEFT SQUARE ; COLOR	; SET A TO ALL ZEROES OR ALL ONES ACCORDING ; TO SIGN OF RANDOM NUMBER	; GENERATE A CHECKERBOARD	GO TO ERROR LOG IF ERROR DECREMENT AND CHECK 16 ITERATION COUNTER 1 LOOP UNTIL 16 ITERATIONS DONE	16 PASSES WITH RANDOM DATA, PAUSE IN 16TH PASS	; SET 16 ITERATION COUNT	; MEN PASS, GET A RANDOM ; NUMBER IN RANDOM AND SAVE ; AS SEED FOR VERIFY	GENERATE A RANDOM DATA PATTERN IN VM ; TEST IF LAST PASS • KIP OVER JATT IF JAT	HAIT FOR ABOUT 5 SECONDS IN A TIGHT LOOP			; RESTORE RANDOM SEED FOR VERIFY PHASE	
	ST PROGRAM' ; START PROG	INI :	KERBOAR							ŭ		_ Ŧ				_	2 0	3.5 3.6 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0
	'NAIN TEST PROGRAM' X'200 ; START PROG	#X'E0 ; INIT	16 CH	#16 TLITCT RNDEXP	CKYSZ CKYSZ	RANDNO	#0 #0 CKDTA	CKGEN	CKERLG TITTCT MAINI	16 PASS	#15 T21TCT	RANDNO RED SEED RANDNO+1	SEED+1 RNDGEN TZITCT	\$ \$ £	#-1 MAIN14	MAIN13	MAIN12 SEED RANDNO	SE SE
	TEST PR		TEST 1 16 CHECKERBOAR						BNE CKERLG DEC TIITCT BNE MAINI	TEST 2 16 PASS		JSR RAND LDA RANDNO STA SEED LDA RANDNO						
	'MAIN TEST PR x'200	#X,E0	16 CH							; TEST 2 16 PASS	STA				398			

	S
	ROUTINE
	VERIFY
	AND
MEMOR Y	GENERATE
VISABLE	PATTERN
1008	ERBOARD
MTST K	HECKER
-	ت

VMTST K-1008 VISABLE MEMORY CHECKERBOARD PATTERN GENERATE AND VERIFY ROUTINES

CKGNV1: DEC CKYCT ; DECREMENT SQUARE HEIGHT BNE CKGNH ; GO GENERATE MEXT LINE LDA CKOAY ; AT SQUARE BOUNDARY, FLIP COLOR EOR #X'FF STA CKDTAY CKGNY ; GO GENERATE MEXT LINE CKGENF: RTS ; RETURN	CHECKERBOARD PATTERN VERIFY STARTS AT UMPER LEFT CORNER OF SCREEN AND VERIFIES A CHECKER- BOARD PATTERN. ENTER WITH CKXSZ SET TO CHECKER SQUARE WIDTH AND CKYSZ SET TO CHECKER SQUARE HEIGHT AND CKOTA SET TO OFR A BLACK UMPER LEFT SQUARE OR SET TO X'FF FOR A WHITE UMPER LEFT SQUARE. USES ALL REGISTERS, PRESENYES CKXSZ, CKYSZ, CKOTA UPON FINDING A MISMATCH BETWER THE GHERKED PATTERN AND THE CONTENTS OF THE WW. RETURNS WITH THE BRROR BIT SET IN A MUD THE ADDRESS OF THE ERROR IN WARDR AND WHANDR.)	CKVER: LDA #VNORG/256 ; INITIALIZE ADDRESS POINTER TO BEGINNING STA YNADR+1 ; OF YM LDA #0 STA YNADR	START A	CKVRV: LDA STA ; START	CKVRH: LDA CKDTAY STA CKDTAX LDA #40 STA HBYTCT CKVRH: LDX CKXSZ CKYRH2: LDX CKXSZ		BNE CKYRH3 INC WARDRA! LDA WARDRA! EOR FWNORG-81192/256 BEQ CKYERF
194 02C5 C615 195 02C5 C615 196 02C7 D0C8 197 02C9 A514 198 02C8 49FF 200 02CF 4C8002 201 02CF 4C8002	204 204 205 207 207 209 211 212 213	214 215 0203 A920 216 0205 850E 217 0207 A900	2233	224 225 02E1 A511 226 02E3 8515 227 228	229 230 02E5 A514 231 02E7 8513 232 02E9 A928 233 02E8 8516 234 02E9 A613 235 02EF A613	257 257 257 257 257 259 259	244 02F 0008 245 0301 E606 246 0303 A50E 247 0305 4940 248 0307 F01F
TES. TERN GENERATOR WENERATE AND VERIFY ROUTINES! TERN GENERATOR LET CORNER OF SCREEN AND GENERATES A CHECKER- SET TO CHECKER SQUARE WIDTH AND CKYSZ SET TO EIGHT AND CKOTA SET TO 0 FOR A BLACK UPPER LETT X YFF FOR A WHITE UPPER LEFT SQUARE. RS, PRESERVES CKXSZ, CKOTA	6 ; INITIALIZE ADDRESS POINTER TO BEGINNING; OF VM; INITIALIZE BIT COUNT; COPY CKDTA TO VERTICAL WORK LOCATION; HECKER BLOCKS	; SET Y SIZE IN CKYCT 'AL SCAN	; COPY VERTICAL CKDTA TO HORIZONTAL MORK ; LOCATION ; INITIALIZE COUNT OF BYTES GENERATED IN ; A HORIZONTAL SCAN	; SET X SIZE IN INDEX X ; GENERATE A DOT = TO CURRENT VALUE OF ; CKDTAX : COUNT DOTS GENERATED	SKIP AMEAD IF NOT 8 YET STORE A COMPLETED BYTE IN YM INCREMENT YM ADDRESS TECT IF ENTIDE YM FILED	7 2 2 7 3 8	: AI SQUARE BOUNDARY, FLIP COLOR ; GO GENERATE MEXT DOT SCAN
PAGE CHECKERGARD CHECKERGARD FOR CHECKERGARD FOR CHECKERGARD PATTERN STARTS AT UPPER LEFT (CHECKER NITH CKX2 SET TO CHECKER SQUARE MEIGHT SQUARE OR SET TO X FF USES ALL REGISTERS, PROCESS OF THE CHECKER SQUARE OR SET TO X FF USES ALL REGISTERS, PROCESS OF THE CHECKER SQUARE OR SET TO X FF USES ALL REGISTERS, PROCESS OF THE CHECKER SQUARE OR SET TO X FF USES ALL REGISTERS, PROCESS OF THE CHECKER SQUARE OR SET TO X FF USES OF THE CHECKER SQUARE OR STAR SQUARE OR SQUARE OR STAR SQUARE OR SQUARE	#YMORG/256 ; VMADR+1 ; VMADR #8 ; CKOTA ; T A ROW OF CHECKER	LDA CKYSZ ; STA CKYCT ; START A HORIZONTAL SCA	CKDTAY CKDTAX #40 HBYTCT	CKXSZ CKDTAX VMDATA	CKGNH4 WMDATA (WMADR),Y WMADR CKGNH3 WMADR+1	#YMORG+81 CKGENF #8 HB YTC T CKGN V1	LUA CKUTAK EDR #X'FF STA CKOTAK JMP CKGNH1 FINISH VETTICAL SCAN
PAGE CHECK START START BOARD ENTER CHECKI SQUARI	LDA STA LDA STA LDA STA START		ST S	E POLA	BNE STA INC INC		STA
	CKGEN:	CKGNV:	CKGNH:	CKGNH1: CKGNH2:		CKGNH3:	•
140 141 142 144 145 146 146	149 027F A920 150 0281 850E 151 0283 A900 152 0285 850D 153 0287 A008 155 0288 8514 156 156	159 0280 A511 160 028F 8515 161	163 164 0291 A514 165 0293 8513 166 0295 A928 167 0297 8516		02A1 02A3 02A7 02A9 02A8		188 028C A513 189 028E 49FF 190 02C0 8513 191 02C2 4C9902 192

. PAGE 'RANDOM PATTERN GEMERATE AND VERIFY ROUTINES' RANDOM PATTERN STORED IN SCRAMBLED ORDER GEMERATE ROUTINE	LDA #0		#0 (SCMEMA.X)			RANDOM PATTERN STORED IN SCRAMBLED ORDER YERIFY ROUTINE	LDA #VMSIZ/256 ; INITIALIZE ADORESS COUNTER			DEC ADORCT+1 BNE VERFPH ; RETURN	SCRAMBLED MEMORY ADDRESS FORMATION ROUTINE USES ADDRESS IN SCHEMA SCRAMBLED ADDRESS IN SCHEMA	LDA SEED ; GET LOWER BYTE OF RANDOM MANBER EOR ADDOCT : EXCLUSIVE-OR MITH LOWER ADDRESS CTA : TAMBMA : LOWER ATTE OF BESLIT T	SEE0+1 ADDRCT+1	#VMORG/256 ; ADD IN FIRST PAGE NUMBER SCMEMA+1 ; BEING TESTED	RTS ; RETURN	RANDOM NUMBER GENERATOR SUBROUTINE ENTER WITH SEED IN RANDOM ENTER WITH NEW RANDOM NUMBER IN RANDOM	USES 16 BIT FEEDBACK SHIFT REGISTER METHOD DESTROYS REGISTER A AND Y	LDY #8 ; SET COUNTER FOR 8 RANDOM BITS
2000	RNDGEN:	STOR PH:					RNDVER:	VERFPH:		VERRET:		MADOR:						RAND:
270	2/1 2/2 0329 A900 R 2/3 0328 8509 2/4 032B A920 2/5 032F 850A	0331 207103 0334 205F03 0337 A505	0338	0330 0337 0341	285 0345 60 286	288 289	0346 A920	034A 207103 034D 205F03 0350 A108	295 0352 4505 296 0354 0008 297 0356 C609 298 0358 00F0	035A C60A 035C D0EC 035E 60	302 303 304	035F A507 0361 4509 0363 8508	308 0365 A508 309 0367 450A 310 0369 291F	036B 036C 036C	314 0370 60 315 316	317 318 319	320 321	0371 A008
×							, S										a _ a .	
RESTORE 8 BIT COUNT TEST IF FINISHED WITH A HORIZONTAL SCAN	, JUMP TS SO DECEMENT SQUARE MIDTH COUNT GO GENERATE NEXT DOT AT SQUARE BOUNDARY, FLIP COLOR	; GO GENERATE NEXT DOT		; DECREMENT SQUARE HEIGHT ; GO GENERATE NEXT LINE ; AT SQUARE BOUNDARY, FLIP COLOR	GO GEMERATE NEXT LINE	: RETURN												٠
7 #8 HBYTCT		CKDTAX CKVRH1	FINISH VERTICAL SCAN	E CKYCT E CKVRH E CKDTAY		·•												
CKVRH3: LD'	BEQ CKVRH4: DEX BNE LDA LDA EOR	IS E	FI	CKVRV1: DEC BNE LDA	라	CKVERF: RTS												
0309 A008 0308 C616	251 030D F00C 252 030F CA CK) 253 0310 00D 254 0312 A513 255 0314 49FF	0316 0318	259 ;	0318 C615 0310 D0C6 031F A514	0323	0328 60	}											

VMTST K-1008 VISABLE MEMORY RANDOM PATTERN GENERATE AND VERIFY ROUTINES

VMTST K-1008 VISABLE MEMORY CHECKERBOARD PATTERN GENERATE AND VERIFY ROUTINES

	; EXCLUSIVE-OR BITS 3, 12, 14, AND 15 ; OF SEED ; OF SELD ; RESULT IS IN BIT 3 OF A ; SHIFT INTO CARRY	1: SHIFT RANDHO LEFT ONE BRINGING IN CARRY TEST IF 8 NEW RANDOM BITS COMPUTED LOOP FOR MORE IF NOT RETURN	RULES OF USE SAME AS RAND, B BIT RESULT RETURNED IN A METENGENETIAL DISTRIBUTION REALS THE SOLT RETURNED IN A METONEWILL BETWEND IN A METONEWILL BETWEN ID AND 2013. THE SAME AS THE PROBABILITY OF A RESULT BETWEN IND AND 200. RESULT BETWEN INDO AND 200. RESULT BETWEN INDO AND 200.	; GET TWO NEW RANDOM BYTES ; CONVERT ONE OF THE BYTES TO A RANDOM ; VALUE BETWEEN O AND 7 AND PUT IN Y AS A ; SHIFT COUNT ; GET THE OTHER RANDOM NUMBER AND SHIFT IT ; RIGHT ACCORDING TO Y	; TEST FOR A ZERO RESULT ; PROHIBIT ZERO RESULTS ; RETURN
VERIFY ROUTINES	RANDNO RANDNO RANDNO RANDNO+1	RANDNO+1 RANDNO RAND1	NTIALLY OF USE ONENTIAL BETWEEN BETWEEN	RAND RANDO RANDOO #7 RANDOO+1	RNDXP1 #0 RNDEXP
VERIFY	LSRA LSRA LSRA LSRA LSRA LSRA LSRA LSRA	ROE PEC	EXPONE RULES AN EXP RESULT RESULT NOTE T	JSR LDA AND TAY INY LDA DEY BEQ	LSKA JMP ORA BEQ RTS
VMTST K-1008 VISABLE MEMORY RANDOM PATTERN GENERATE AND	RAND 1:			RNDEXP:	RNDXP2:
OB VIS. TERN G	4505 44 4505 4505 44 4506 44 44 4506			207103 207103 A505 A505 A8 A8 C8 A506 A506 A506	4C9903 0900 F0E7 60
K-10	0375 0375 0376 0378 0377 0377 0380 0380 0380			038E 038E 0391 0395 0397 0399	359 0390 359 0390 361 03A2 362 03A4 363 364 0000 ERROR LI
RANDO	324 325 326 327 328 331 331 334 334 335 334	337 337 339 340 341	345 345 345 346 348	349 350 351 352 354 354 355 355 355	359 0390 44 359 0390 030 360 03A0 090 361 03A2 F0E 363 363 064 0000