

TVT Hardware Design

... Part 1: instruction decoder and scan

Don Lancaster will soon have a new book released by Howard W. Sams called *The Cheap Video Cookbook*. The following is the first of a two-part series, taken from the book, and is an elaboration on the hardware design that went into the TVT-6L. The TVT-6L is an entirely new concept in low-cost video displays that was originally presented in the June 1977 issue of *Kilobaud*. — John.

An interface card has to hold most of the dedicated circuitry needed between a microprocessor and a TV set. You'll find a block diagram of a typical card shown in Fig. 1. Depending on its design details, you can use this type of card with graphics, alphanumerics or a combination of the two.

The *instruction decoder* is the central controller of a microprocessor-based video display. It's usually a small bipolar PROM. When activated by the scan program, the instruction decoder decides when a scan of video is needed and what video is going to be produced. Con-

trol signals are delivered to the rest of the interface circuitry by the instruction decoder. These signals include sync pulses and disabling signals that go back to make sure nothing else tries to use the microcomputer at the same instant that the TVT needs it.

The *scan microprogram generator* is a second PROM that outputs a scan microinstruction to the microprocessor. This PROM is activated by the instruction decoder every time a scan of video is wanted.

The *data-to-video converter* is usually a dot-matrix

character-generator integrated circuit for alphanumeric use, and is usually a shift register or a shift-register and data-selector combination for graphics use. This converter block converts code stored in the computer's display memory and received by way of the new upstream tap into serial video you can display. (The upstream tap is a point in the memory between the memory ICs and the data bus drivers, i.e., "raw" memory output.) The instruction decoder controls the data-to-video converter by telling it which row of dots to output on a character or which part

of a word to output for a graphics format.

High Frequency Timing controls the serial-video dot output and rate. This block can be a hex inverter gated oscillator driven from the microcomputer's main clock. A *cursor* circuit may also crop up in alphanumeric TVTs. The cursor introduces the winking underline or box that shows us the next character location. The cursor circuit usually is made up of a low-frequency oscillator and some gating.

The *sync and position* block takes horizontal and vertical timing signals from the instruction decoder. It then delays these timing signals as needed for positioning. After this, it goes on to shape these sync commands into the proper time widths for TV use.

Our *video output circuitry* combines video and sync and then provides a composite output suitable for monitor, rf modulator or direct television video interface. One important part of the output circuitry is the *bandwidth enhancer*. This simple compensation circuit is usually




Fig. 1. Block diagram of typical interface hardware.

The INSTRUCTION DECODER

must:

- * Activate the scan microprogram when a scan is needed.
- * Disable everything else trying to use the computer CPU when a scan is needed.
- * Select the right graphics format or alphanumeric dot row.
- * Output sync pulses as needed.
- * Otherwise not interfere with normal computer operation.

Fig. 2. The Instruction Decoder PROM is the key controlling block of the interface hardware.

included to predistort the output video in anticipation of how the TV set will try to mess it up. The result is denser, sharper characters for a given TV's bandwidth, and is one of the keys to displaying long character lines on an ordinary TV set.

Let's take a closer look at these interface hardware blocks and see just what is involved in their design and use.

Instruction Decoder

Our instruction decoder PROM is the control center for TVT use of a microprocessor. The important functions of the instruction decoder are summarized in Fig. 2. It has to tell the microprocessor when to generate a scan of characters or graphics chunks, and it has to pick the right part of whatever you are going to display. Furthermore it has to firmly take over command of the microcomputer when the TVT is in use. When not in use, the instruction decoder has to make the interface hardware appear invisible to normal computer operation.

A 256-bit bipolar PROM of 32 words of eight bits each is a good choice as an instruction decoder. This is the smallest PROM you can buy, costing under \$2. Important advantages of using a PROM

for the instruction decoder are the flexibility of assigning what each address does, the ease of changes, and the single-IC simplicity of board layout.

Fig. 3 shows one good way to use a 32 x 8 PROM as an instruction decoder. We input high-order address lines A15, A14, A13 and, optionally, A12. We use A12 when we need 16 total instructions. We can omit A12 when eight or fewer instructions will do the job.

There are eight output leads available. One of these is used for a *decode enable* that takes over command from the computer's normal address decoding. On a KIM this is line KO, and is low for normal computer use and high for TVT use. A second output is a chip select command that goes low when we want to activate the display memory as far as the upstream tap. A third output drives our SCAN microprogram generator, going low to produce a scan microinstruction. Two sync outputs are needed, both horizontal and vertical. Often the *decode enable* output can double as a horizontal sync output, saving us a pin.

The remaining four output lines can be used to format the output data. In alpha-




Fig. 3. Instruction Decoder PROM using external gate for display memory chip select. This allows other, non-TVT, uses of high-order address lines.




Fig. 4. Instruction Decoder PROM, with internal gating for display memory chip select. This saves a gate but produces output glitches and reserves most high-order addresses for exclusive TVT uses.

INPUTS		OUTPUTS							
WORD #	WHAT DOES THIS WORD DO?	CS OUT	DECODE ENABLE	VERT SYNC	CG LINE "0"	CG LINE "4"	CG LINE "8"	CG LINE "12"	CG LINE "16"
0	NORMAL	0	0	0	0	0	0	0	0
1	NORMAL	0	0	0	0	0	0	0	0
2	16 ANX SCAN	0	0	0	0	0	0	0	0
3	LINE 1 SCAN	0	0	0	0	0	0	0	0
4	LINE 2 SCAN	0	0	0	0	0	0	0	0
5	LINE 3 SCAN	0	0	0	0	0	0	0	0
6	LINE 4 SCAN	0	0	0	0	0	0	0	0
7	LINE 5 SCAN	0	0	0	0	0	0	0	0
8	LINE 6 SCAN	0	0	0	0	0	0	0	0
9	LINE 7 SCAN	0	0	0	0	0	0	0	0
10	LINE 8 SCAN	0	0	0	0	0	0	0	0
11	LINE 9 SCAN	0	0	0	0	0	0	0	0
12	LINE 10 SCAN	0	0	0	0	0	0	0	0
13	LINE 11 SCAN	0	0	0	0	0	0	0	0
14	VERTICAL SYNC	0	0	0	0	0	0	0	0
15	NORMAL	0	0	0	0	0	0	0	0
16	NORMAL	0	0	0	0	0	0	0	0
17	16 ANX SCAN	0	0	0	0	0	0	0	0
18	LINE 1 SCAN	0	0	0	0	0	0	0	0
19	LINE 2 SCAN	0	0	0	0	0	0	0	0
20	LINE 3 SCAN	0	0	0	0	0	0	0	0
21	LINE 4 SCAN	0	0	0	0	0	0	0	0
22	LINE 5 SCAN	0	0	0	0	0	0	0	0
23	LINE 6 SCAN	0	0	0	0	0	0	0	0
24	LINE 7 SCAN	0	0	0	0	0	0	0	0
25	LINE 8 SCAN	0	0	0	0	0	0	0	0
26	LINE 9 SCAN	0	0	0	0	0	0	0	0
27	LINE 10 SCAN	0	0	0	0	0	0	0	0
28	LINE 11 SCAN	0	0	0	0	0	0	0	0
29	VERTICAL SYNC	0	0	0	0	0	0	0	0
30	NORMAL	0	0	0	0	0	0	0	0
31	NORMAL	0	0	0	0	0	0	0	0

Fig. 5a. Truth table for Alphanumeric Decode PROM 6L-D12.




Fig. 5b. Connections for Alphanumeric Decode PROM 6L-D12.

INPUTS		OUTPUTS															
WORD #	WHAT DOES THIS WORD DO ?	HEX. OP. CODE	CS. OUT	SCAN ENABLE	DECODE ENABLE	V SYNC	LOWER SELECT	BLANK	SPARE	SPARE	SPARE	SPARE	SPARE	SPARE	SPARE	SPARE	SPARE
0	NORMAL	40															
1		41															
2		42															
3	BLANK SCAN	43															
4	LOWER CHUNK SCAN	44															
5	UPPER CHUNK SCAN	45															
6	VERTICAL SYNC	46															
7	NORMAL	47															
8		48															
9		49															
10		4A															
11	BLANK SCAN	4B															
12	LOWER CHUNK SCAN	4C															
13	UPPER CHUNK SCAN	4D															
14	VERTICAL SYNC	4E															
15	NORMAL	4F															
16		50															
17		51															
18		52															
19		53															
20		54															
21		55															
22		56															
23		57															
24		58															
25		59															
26		5A															
27		5B															
28		5C															
29		5D															
30		5E															
31		5F															

Fig. 6a. Truth table for Graphics Decode PROM 7-G.




Fig. 6b. Connections for Graphics Decode PROM 7-G.

three or four "what line is it?" row commands that go to the character generator. For graphics, we can use a blanking output and an upper/lower output.

Our 32 x 8 PROM has a fifth input. We can pick just what we are going to do with it. In Fig. 3 we've used an external AND gate to combine the normal computer chip select with the TVT chip select to provide a composite CS0 that activates the display memory as needed. This external gate is physically an AND gate and is shown with its usual positive logic symbol, but in reality it is used as an "either input low gives a low output," or as its DeMorgan equivalent OR gate.

We can call our fifth PROM input a TVT enable and activate it from some external logic. This lets you use the higher-order memory slots for other things besides TVT use. Letting the TVT enable low will let the TVT

work; when it is high, the TVT remains inactive and the computer is free to do whatever else it wants with its high address lines. For all-the-time TVT use, simply ground this input.

Note that we have to keep our instruction decoder outputs active at all times to prevent messing up the decode enable commands. This usually means that the PROM's own enable input must stay grounded at all times. Thus, we must switch our PROM outputs from an active to a passive state as far as TVT operation is concerned; but we must never actually float the Tri-state outputs.

We also have the option of using our fifth PROM address input as a display memory chip select input from the computer. This internalizes the AND gate used for the chip selects as shown in Fig. 4. We did this on the TVT-6L (Kilobaud No. 6, June 77) as part of the mania for doing

The SCAN MICROPROGRAM GENERATOR

must:

- * Generate the right coding to sequentially scan a row of video.
- * Optionally provide for alphanumeric memory repacking.
- * Be transparent during other computer uses.

Fig. 7. The Scan PROM generates the long microinstruction needed to sequentially output a row of characters or graphics dots.

an entire video display in only six integrated circuits. There are two penalties to pay when you use internal display memory CS selection. One is that your outputs glitch, which means you have to crudely filter the sync outputs. The second is that you can't use many of the higher address locations for anything but TVT use.

Fig. 5a is the truth table for an alphanumeric instruction decoder having an internal chip select. This is the PROM used on the TVT-6L. Locations 0-15 are selected if the decoder is to pass through an existing low CSI. Locations 16-31 are selected if the TVT is only to provide its own CS0 when needed to the display memory. The only output difference you'll see between these two halves of the truth table is the CS0 output itself.

The remaining inputs are driven from A12 through A15 and select normal computer operation, a blank scan, a vertical sync pulse or scan of lines one through eleven. Outputs include the four character-generator line commands, the vertical sync output, the scan enable for the microprogram generator, the decode enable for the computer and the chip select output for the display memory. Typical connections are shown in Fig. 5b.

Your turn: Show a truth

table for a similar alphanumeric PROM whose fifth input is a TVT enable line. Show how external logic can switch between TVT operation and other use of high-order address slots.

A graphics decode truth table that is used on the TVT-7 is shown in Fig. 6a, along with its typical connections in Fig. 6b. Only eight input address decodings are necessary, so A12 is no longer needed. This frees two PROM inputs; one is used as a CSI chip select input and the second as a TVT enable line.

Scan Microprogram Generator

The scan microprogram generator is a second PROM used as part of our interface hardware. Its purpose is to force a SCAN instruction onto the microprocessor. The microprocessor, in turn, gives us a sequential one-character-per-microsecond code output that lasts for as many characters or chunks as you want in a horizontal line. Fig. 7 sums up what our scan microprogram generator has to do.

To produce a scan, a scan software program calls a subroutine at an address that activates the instruction decoder. The instruction decoder then activates the scan microprogram generator, which produces the microcode needed for a sequential scan. For the 6502, coding

