

Interfacing the 68000 to an AIM 65

Today there are several 16-bit CPUs on the market; for a number of reasons the most famous are only three, the 8086, the Z8000 and the Motorola MC68000. We have been hearing a lot about what they can and cannot do; as a matter of fact, boards employing one of such CPUs did not have too much luck.

This recalls to memory what happened years ago: everybody realized that the Z80 was more powerful than the 8080, but an upgrading kit for 8080 machines simply did not sell. The reason was not the lack of Z80 software, because the Z80 can run 8080 software. It was that the user was not willing to spend money for something maybe better but not "useful."

Nowadays we have to ask ourselves how useful is a 16-bit CPU; we feel it is not for the computer consumer, the one who buys a computer just to play games or little more. There is a range of applications requiring more computational power than what is currently available on 8-bit CPUs. When we say "computational power," we do not only mean an extended instruction set or the capability of running standard programs ten times faster: all those aspects have to be considered as a whole, along with all the hardware facilities. Many concepts developed for the old mainframes are becoming prominent in microsystem design: can you imagine a multi-task, multi-processor system without the test-and-set instruction and the user-supervisor environment? Even the hobbyist with little background can successfully experiment with concurrent programming on a fairly small system, provided he has the right CPU to start with.

We think that a good 16-bit CPU has enough power to handle fairly sophisticated, concurrent programming. Among the available devices, the MC68000 is a good choice. Besides its nice hardware structure, the following points are to be taken into account:

- 1) Its instructions are powerful but limited in number. We feel that a large instruction set does not necessarily make a processor more powerful, it may instead confuse the programmer.
- 2) The instruction set is microprogrammed; it may be improved without changing the overall structure.
- 3) Its pipelined structure is optimized for speed.
- 4) It is asynchronous; this feature allows for easy interfacing with all kinds of devices and peripherals.

The 68000 has some drawbacks, too:

- 1) It does not provide a dynamic memory refresh like the Z8000; this is a really handy feature, even if software refresh is an alternative.
- 2) Its most interesting supporting chips are not scheduled to be available in the near future.
- 3) Like most of its competitors, there is not too much software available if we exclude that delivered from Motorola for their boards and development systems (which, in any case, are quite expensive).

Luca Fusina and Claudio Granuzzo

Luca Fusina, Via Mocenigo 8, Verona 37100, Italy.

All the article content may be used for any non-commercial purpose.

Nowadays it seems that what really interests the computer consumer is software. He does not care too much about the underlying hardware, he is most concerned about the programs he can run on his machine. At most he considers the interface capabilities of his computer, but usually he even does not know the internal hardware structure. In our opinion there are still some people interested in system design: people who like to experiment with new devices. The tool for this kind of work is called a development system. After the hobbyist eliminates the ones that are too expensive, what is left is an evaluation system which basically is a single board equipped with a CPU and a handful of switches and LEDs. Experimenting with such boards is time consuming and not rewarding at all in any case. There must be a better solution.

The Idea

Almost all of the computer enthusiasts around already own a microcomputer. Why not use our own system to control a 68000? In this article we will describe this hardware and software implementation on a Rockwell AIM 65. For the reader who is unfamiliar with this machine we will summarize its features. It is a single board based on the 6502 with a QWERTY keyboard, a 20-column thermal printer and an alphanumeric display, 4K byte of RAM, an 8K byte ROM monitor, a 4K byte ROM assembler, and 2 Versatile Interface Adapter chips for I/O and expansion. We had to make only a few trivial hardware changes.

We have said, indeed, that we are going to control our 68000, but which way? We want to be able to control it during each read or write cycle (from now on simply cycle), in real time, changing the mode of operation according to necessity among all the ones available to our system. Furthermore, we want to be able to manipulate during each cycle all the 68000 control signals; this way we can simulate interrupts, multi-processing and so on.

The Hardware

All we needed to implement our idea was nine eight-bit I/O ports and a couple of decoders. The 68000 became a peripheral connected to the AIM bus at a certain address. On the AIM expansion connector we found all we needed: the 8-bit bi-directional data lines, the 16-bit address lines, and two control signals: R/W and O2 which are used for synchronizing R/W operations. Figure 1 (page 15) shows the block diagram of the interface; Figure 2 (page 16) is the schematic. For all the 6502 timings, the reader can refer to the 6502 hardware manual.

From now on we assume the reader understands 68000 hardware and software details; refer to the MC68000 user's manual for a complete description of this processor.

As the 68000 is asynchronous, we can control each cycle using the signal \overline{DTACK} , which stands for data transfer acknowledge. When the 68000 wants to perform a read or a write, it asserts the \overline{AS} signal and waits for \overline{DTACK} . At this point our AIM program can do all it has to, and when finished it asserts \overline{DTACK} by writing to location \$8XXB, signaling the 68000 to continue. IC 20 (a 74LS74 flip-flop) takes care of negating \overline{DTACK} when 68000 negates \overline{AS} .

All 68000 signals are interfaced to the AIM through six DM81LS95 buffers and three 74LS373 latches. The 68000 interface is seen by the AIM as a 1Kbyte memory. The 6502

can address up to sixty-four 1Kbyte pages and the board can be located anywhere inside them, provided there are no conflicts with the AIM 65 requirements. This is accomplished with a DM8131 six-bit comparator (IC 10). To select the right page the user must supply the appropriate logic levels to the comparator inputs. In our implementation the board is located at \$8000. Inside this address space there are sixteen meaningful locations, from address \$8XX0 to address \$8XXF. Only twelve are, however, actually used and only the first nine are used to interface the 68000, by means of selecting one of the I/O ports. Selection 10 (signal Y9 in Figure 2, address \$8XX9) is used to control the HALT line. Number eleven is not connected. Number twelve asserts DTACK (signal Y11 in Figure 2, address \$8XXB). Refer to Figures number 3, 4, 5 (page 17) for a detailed explanation about how the ports are arranged. Note that with this hardware it is not possible to use the M command of the AIM monitor inside the board space.

There are two 68000 signals not connected to any port: VMA (valid memory address) and E (enable). Motorola implemented these signals to maintain compatibility with existing 6800 peripherals. In our opinion it is better to use them as test points. The user can easily add one additional port to the interface to monitor them under program control.

The network of open collector inverting gates connected to the 555 timer and the \$8XX9 selection is used to interface correctly the 68000 HALT and RESET signals, which are bi-directional. Two LEDs can be used to monitor their logic levels. The board performs an automatic power-on reset; a manual reset is also provided, as well as software HALT and RESET control.

The Software

Before entering into program details, it may be a good idea to lay down its objectives:

Run-time control of the dynamic evolution of each 68000 instruction step using the AIM keyboard. It is possible to execute a program stopping the 68000 every cycle, or to execute any number of instructions consecutively; a dynamic switch between these two modes is possible, too.

Run-time control of the 68000 input control signal (IC 19, #74LS374 latch). The AIM 65 keyboard can be used to supply a byte to be stored in that latch. We called this feature "dummy memory."

Output on display/printer of each 68000 cycle including addresses, data and control signals coming out from the processor.

Dynamic allocation of memory. 68000 memory is segmented and each segment base address can be located anywhere inside the AIM free RAM. If the 68000 is doing a read, it is possible to enter data from keyboard; if it is doing a write, it is possible to do a data display. This way no effective memory operations are done.

Use of all AIM 65 peripherals and utilities under 68000 program control. We defined that a 68000 segment cannot be greater than 64Kbytes (in automatic mode). If a write is performed inside the first 256 bytes of the last 1Kbyte page available to a segment (address \$00FCXX) it is assumed that a 6502 subroutine call is made. The 68000 lower data byte is loaded in the 6502 accumulator. The 68000 upper data byte is used to index a table of pointers to 6502 subroutines. On return, the 6502 accumulator is copied into two locations, one

inside the 68000 user data segment and the other inside its supervisor data segment.

The 68000 is operated cycle by cycle by the program in Listing 1, p. 36. As the program currently running evolves, whatever happens is shown on the display/printer or whatever is connected to the AIM 65. Various instruction combinations can be tried, and the operation of the 68000 becomes clear.

The five objectives that we have so far discussed are implemented in a program 519 bytes long. The user has to select the operating mode by storing an appropriate value in a control byte, CONTRL. Each bit controls a mode as explained below.

If bit 0 is set, after printing the 68000 address the AIM 65 program requests a byte from the keyboard. It will be stored in the latch connected to the 68000 input control signals.

If bit 1 is set, manual mode is selected, otherwise automatic mode is assumed. Manual mode corresponds to the dummy memory R/W mode previously discussed; in the auto mode, R/W is performed from memory.

If bit 2 is set, before issuing the DTACK signal the user is requested to validate all operations performed during the current cycle by entering a carriage return. This is also called step mode. Any other character will repeat the current cycle. No such validation check is made if bit 2 is cleared.

If bit 4 is set, fast mode is selected. When this mode is selected 68000 cycle status output is suppressed. This allows for fast 68000 program running, as a great deal of the AIM housekeeping time is spent reporting things on display/printer.

The previous modes can be mixed together. Fast mode overrides all the others. When it is set, the other modes are used to select the mode that will be entered upon error. Dynamic mode changing can be accomplished by executing a 68000 instruction that stores a new value in the control variable. Thus, a 68000 program can put itself in Step mode.

Memory segmented is implemented using two tables, FCTAB and MAXADD. They specify the AIM 65 base addresses of each 68000 segment and their extension. These latter values must be supplied, and they must be consistent with the former ones. Of course, each 68000 segment starts from location \$0000000.

Final Thoughts

We have so far discussed how to build from scratch a small development system for Motorola's 16-bit processor, the MC68000. The underlying concepts are quite general, and it should not be difficult to implement our idea using the reader's own computer instead of our AIM 65. The ones familiar with this machine will have already noted that the accompanying program was not listed with the 20-column thermal printer available on the AIM board, and that the assembler was modified.

In fact, besides using the AIM 65 as an experimental computer, we use it as our "big" system. Anyone who is interested and wants more information about how we did it may write to the authors. Let us now report the impressions about the MC68000 that we gained using the board we have here presented. We appreciated most the power and simplicity of its instruction set. Some things shocked us, though. For example, you can try to execute a CLR to memory and see what happens. Before clearing the desired locations, the processor reads them. This, of course, wastes time and has no usefulness. Any-

way, summing up all the againsts and fors, it proved to be a superior processor. After executing just a few programs, the user accustomed to 8-bit microprocessors will no longer be satisfied with them.

The MC68000 architecture is a bit different from standard 8-bit machines. The reader who will use our board might then have some problems. Let us give some hints that may prove useful.

The 68000 has a pipelined structure. This means that it fetches one or more words before actually executing the instruction. These words, which may be subsequent instructions, are printed and displayed. Such a thing may lead one to think that the processor is not executing properly; on the contrary, it is doing its job. Again, during stacking operations, words may not be stacked following the address ordering; the overall stacking procedure is still correct.

The MC68000 is a 16-bit machine, therefore it addresses by words. Instructions must start on even boundaries. If the user specifies the initial PC to be at an odd address, the 68000 will enter an address error exception. If the supervisor stack point also starts at an odd address, well, you will be in trouble.

There are, of course, many other things that should be said, but it may be more interesting to explore the 68000 world yourself.


Concluding, we would like to point out that everything we have said so far is not restricted to a particular machine. Some readers will like to experiment with a different CPU, say the Z8000, and we think they will not have too many problems adapting our ideas to their needs. After a few weeks of experimenting with our board, the need for more sophisticated software may arise. It should not be too difficult to write a cross assembler using AIM BASIC. This would eliminate the need for hand compiling all the 68000 instructions. Again, it is possible to slightly modify the hardware to let the 68000 have an independent life, without passing through the AIM for executing its instructions.

Italy is not that far away; anyone who wants to write us to exchange opinions about computers is encouraged to do so.

DDJ

(Figures 2-6 on pages 16 and 17)

(Listing begins on page 36)





Schematic of MC68000/AIM 65 interface.

68000 On-Board Selections	
Address (Hex)	Selection
8XX0	68000 lower 8 data bit (WRITE)
8XX1	68000 upper 8 data bit (WRITE)
8XX2	68000 output control signals (refer to Figure 4)
8XX3	68000 input control signals (refer to Figure 5)
8XX4	68000 lower 8 address bit
8XX5	68000 middle 8 address bit
8XX6	68000 upper 7 address bit
8XX7	68000 lower 8 data bit (READ)
8XX8	68000 upper 8 data bit (READ)
8XX9	HALT
8XXA	N.C. (not connected)
8XXB	DTACK

Figure 3

68000 Input Control Signals (IC19)	
Bit No. on AIM Data Bus	Signal
AD0	BGACK bus grant ack
AD1	BERR bus error
AD2	N.C. (not connected)
AD3	VPA valid peripheral address
AD4	BR bus request
AD5	IPL0 interrupt priority level 0
AD6	IPL1 interrupt priority level 1
AD7	IPL2 interrupt priority level 2

Figure 5

68000 Output Control Signals (IC22)	
Bit No. on AIM Data Bus	Signal
AD0	WRITE write
AD1	LDS lower data strobe
AD2	UDS upper data strobe
AD3	AS address select
AD4	BG bus grant
AD5	FC2 function code 2
AD6	FC1 function code 1
AD7	FC0 function code 0

Figure 4




Figure 6

(Listing begins on page 36)


```

0154 0259 HSF STA SAVEN
0155 0258 2044A JSE NURA
0156 0258 025F LDA SAVEN
0157 0260 2044A JSE NURA
0158 0261 A1FD LDA N1
0159 0261 2044A JSE NURA
0160 0260 203EF JSE BLANK

0163 0268 ADD10B INCRD LDA CONTRL
0164 0261 2911 AND #1 ;WITH THIS BIT SET A BYTE IS
0165 0270 ; ENTERED FROM KEYBOARD.
0166 0270 ; TO CONTROL THE 48000 INPUT SGM.
0167 0270 F06C REG NOCKD
0168 0272 20B0F JCRD JSE KBYTE
0169 0275 ADD38D JSE BLANK
0170 0278 ADD10B NOCKD LDA CONTRL
0171 0278 2902 AND #2 ;MANUAL OR AUTO MODE ENTR. BIT
0172 0270 F12D REG AUTO

Page 04
0173 027F ;MANUAL MODE: READ FROM KEYBOARD.
0174 027F ;MEMORY WRITE TO DISPLAY/PRINTER ONLY
0177 027F A94D MANUAL LDA #4D
0178 0281 207AF JSE OUTPUT ;OUTPUT 'M'
0179 0284 F0EEER JSE BLANK
0180 0287 ADD28D LDA CIN
0181 0284 2901 AND #1 ;TEST 48000 R/W
0182 028C D03F BNE READD

0184 028F ;IF WRITE OUTPUT 48000 DATA BUS
0185 029E ADD18D WRITER LDA D1H
0186 0291 2044A JSE NURA
0187 0294 ADD08D LDA D1L
0188 0297 2044A JSE NURA
0189 0294 4C17D3 JMP TSE

0191 029D ;IF READ, SET TWO BYTES FROM KEYBOARD AND PUT THEM
0192 029D ;ON THE 48000 INPUT DATA LATCHES
0193 029D 20F0F3 READD JSE KBYTE
0194 02A0 ADD08D STA D0H
0195 02A3 20F0F3 JSE KBYTE
0196 02A4 ADD28D STA D0L
0197 02A9 4C17D3 JMP TSE

0200 02A1 ;AUTO MODE: R/W FROM MEMORY
0201 02A2 ADD028D AUTO LDA CIN

0203 02AF ;MEMORY SEGMENTATION SECTION: IF OVERFLOW
0204 02AF ;ERROR OR INTA STATE SWITCH TO MANUAL MODE
0205 02AF 29E0 FCADD AND #21110000D
0206 02B1 4A LSR A
0207 02B2 4A LSR A
0208 02B3 4A LSR A
0209 02B4 4A LSR A
0210 02B5 4A LSR A
0211 02B6 4A LSR A
0212 02B7 4A LSR A
0213 02B8 F0C4 CPX #7
0214 02B8 A5F8 BNE MANUAL ;48000 HAS ACK. AN INTERRUPT
0215 02B8 D0C0 BNE MANUAL ;SEGMENT GREATER THAN 4K.
0216 02B8 A5F8 BNE MANUAL
0217 02C1 CFFC CMP #FC ;4502 SUBROUTINE CALL IF 48000
0218 02C3 1 ADDR. IS EQUAL TO 400FC0D
0219 02C3 D0D1 BNE LABD
0220 02C5 4C40D3 JMP CALSUB
0221 02C8 D0D0D4 LABD CMP MAXADD.X
0222 02C8 D0D2 BCS MANUAL
0223 02D0 1 ;ERR. IF SEGMENT IS
0224 02D0 1B OUT OF ITS RANGE
0225 02D1 1 CLC
0226 02D1 1 ADD SEG. OFFSET TO EFFECTIVE
0227 02D1 1 ADDR. SO TO SELECT THE
0228 02D1 1 RIGHT MEMORY LOCATIONS IN THE
0229 02D1 1 48K MEMORY SPACE
0230 02D3 A5F8 STA F1
0231 02D3 A5F8 LDA N1AVEL

Page 05
0231 02D5 R5F8 STA F0
0232 02D7 ADD28D LDA CIN
0233 02D8 2901 AND #1 ;TEST 48000 R/W
0234 02D0 D02C BNE READD

0236 02DE ;AUTO WRITE IN MEMORY
0237 02DE ADD28D WRITA LDA CIN
0238 02E1 2902 AND #2 ;TEST 48000 UPPER DATA STROBE
0239 02E1 D03A BNE NOLDS

0241 02E1 ;WRITE UPPER DATA BYTE
0242 02E1 ADDD LDY #D
0243 02E2 ADD18D LDA D1H
0244 02E4 F1F8 STA (F0),Y
0245 02E5 2044A JSE NURA
0246 02E6 ADD28D NOLDS LDA CIN
0247 02E7 2904 AND #4 ;TEST 48000 LOWER DATA STROBE
0248 02E5 D03A BNE NOLDS

0250 02F6 ;WRITE 48000 LOWER DATA BYTE
0251 02F6 A0D1 WRILDS LDY #1
0252 02F8 ADD08D LDA D1L
0253 02F8 F1F8 STA (F0),Y
0254 02F9 2044A JSE NURA
0255 0300 4C17D3 JMP TSE

0257 0303 ;READ A WORD FROM MEMORY
0258 0303 ADDD READD LDY #D
0259 0305 F1F8 LDA (F0),Y
0260 0307 D0D8D9 STA D0H
0261 030A 2044A JSE NURA
0262 030D A0D1 LDY #1
0263 030F F1F8 LDA (F0),Y
0264 0311 ADD28D STA D0L
0265 0314 2044A JSE NURA

0268 0317 ;IF STEP MODE IS SELECTED, WAIT FOR A CHAR. FROM
0269 0317 ;KEYBOARD: IF IT IS NOT A CR DO NOT ISSUE
0270 0317 ;TALK- AND REPEAT THE CYCLE
0271 0317 ADD10B TSE LDA CONTRL
0272 031A 291A AND #4 ;STEP MODE CONTROL BIT
0273 031E F08A BIF DTA
0274 031E 203CE9 JSE READ
0275 0321 F06D CMP #4D
0276 0323 F0D3 REG #4D
0277 0325 4C04D2 JMP LOOP

0279 0328 ;ISSUE DTACK
0280 0328 ADD8D DTA LDA DTACK
0281 0328 4C04D2 JMP LOOP

0284 032E ;IF AUTO MODE: NO OUTPUT IS PERFORMED
0285 032E ;SAVE 48000 ADDR.
0286 032E ADD8D FAST LDA ADDL
0287 032E 0A ASL A ;MULTIPLY BY TWO

Page 06
0289 0332 0258 STA F0
0290 0334 ADD58D LDA ADDH
0291 0337 2A ROL A
0292 0338 F1F8 STA SAVEN
0293 033A ADD8D LDA ADDH
0294 0340 2A ROL A
0295 0340 F0D3 BIF FAST1 ;SKIP IF SEG. IS LESS THAN 4K
0296 0340 4C1A02 JMP OUTFC ;ERR.: OUTPUT CYCLE STAT.

0298 0343 ;MEMORY SEGMENTATION SECTION: ON ERROR
0299 0343 ;STANDARD CYCLE HANDLING IS ENTERED, AND
0300 0343 ;FAST MODE IS ENTERED NEXT CYCLE
0301 0343 ADD28D FAST1 LDA CIN
0302 0344 29E0 AND #1D ;48000 FUNCTION CODE
0303 0345 4A LSR A
0304 0345 4A LSR A
0305 0346 4A LSR A
0306 0348 4A LSR A
0307 034C 4A LSR A
0308 034D 4A TAX
0309 034F F0D7 CPX #7
0310 0350 F0E6 BNE OUTF1 ;SKIP IF INTA
0311 0352 A5F8 LDA SAVEN
0312 0354 CFFC CMP #FC ;4502 SUBROUTINES CALL
0313 0354 F0A3 JMP CALSUB
0314 0358 A5F8 LDA SAVEN
0315 035A D0D0D4 CMP MAXADD.X
0316 035D D0E1 BCS OUTF1 ;OUT OF SEG. RANGE ERR.
0317 035F 1B CLC
0318 0360 20F0F3 ADD FCYAB.X
0319 0363 B5F8 STA F1
0320 0365 ADD28D LDA CIN
0321 0368 2901 AND #1 ;TEST 48000 R/W
0322 036A D022 BNE READD

0324 036C ;FAST MEMORY WRITE
0325 036C WRITA LDA CIN
0326 036F 2902 AND #2 ;48000 UDS
0327 0371 D0D7 BNE NOLDSF
0328 0372 A0D0 LDY #0
0329 0375 ADD18D LDA D1H
0330 0378 F1F8 STA (F0),Y
0331 037A ADD28D LDA CIN
0332 037D 2904 AND #4 ;48000 LDS
0333 037F D0D7 BNE NOLDSF
0334 0381 A0D1 LDY #1
0335 0383 D0D0D4 WRILDS STA (F0),Y
0336 0384 F1F8 LDA D1L
0337 0386 D0D8D9 NOLDS LDA DTACK
0338 0388 4C09D3 JMP WAITAS

0340 038E ;FAST MEMORY READ
0341 038E READD LDY #D
0342 0390 F1F8 LDA (F0),Y
0343 0392 D0D8D9 STA D0H
0344 0395 A0D1 LDY #1
0345 0397 F1F8 LDA (F0),Y
0346 0399 D0D7D0 STA D0L

Page 07
0347 039C ADD8D LDA DTACK
0348 039F 4C09D3 JMP WAITAS

0351 03A2 ;4502 SUBROUTINES HANDLER. 48000 UPPER
0352 03A2 ;DATA BYTE IS THE INDEX TO THE SUBROUTINES
0353 03A2 ;ADDRESS: TABLE 48000 LOWER
0354 03A2 ;DATA BYTE IS LOADED IN THE 4502 ACC.
0355 03A2 ;ON RETURN THE 4502 ACC. IS COPIED IN
0356 03A2 ;THE 10 LOCATIONS SPECIFIED BY THE USER.
0357 03A2 ;SAVEN IS LOCATED IN THE USER DATA SEGMENT;
0358 03A2 ;SAVEN IS LOCATED IN THE SUPERVISOR
0359 03A2 ;DATA SEGMENT
0360 03A2 ADD28D CALSUB LDA CIN
0361 03A5 2901 AND #1 ;TEST 48000 R/W BECAUSE
0362 03A7 F0D3 BIF CALSUB ;ONLY WRITE IS ALLOWED
0363 03A7 4C7F02 JMP MANUAL
0364 03AC ADD18D CALSUB LDA D1H
0365 03AF F0E6 BNE ERR
0366 03B1 80F6 ASL A
0367 03B3 0A ASL A
0368 03B4 4A LSR A
0369 03B5 80D4D3 LDA TABSUB.X
0370 03B8 B5FA STA LOCJMP
0371 03BA 80D4D3 LDA TABSUB+1.X
0372 03BD B5F8 STA LOCJMP+1
0373 03BF ADD08D LDA D1L
0374 03C2 20D1D3 JSE JMPJMS
0375 03C5 B0D0D8 STA SAVEN
0376 03C8 B0D0D5 STA SAVEN
0377 03CB ADD08D LDA DTACK
0378 03CE 4C0A92 JMP LOOP

0380 03D1 4CFA0D JMPJMS JMP (LOCJMP)

0384 03D4 ;4502 SUBR. TABLE
0385 03D4 446A TABSUB .WORD NURA
0386 03D4 FDE3 .WORD KBYTE

0388 03D8 ;48000 R/W CODES
0389 03D8 5757 TABRW .BYTE 'WWWLRLRLRLRLRLRL'

0391 03E8 ;48000 FUNCTION CODES
0392 03E8 5551 TABFC .BYTE 'UUUUUUUUUUUUUUUU'

0394 03F8 ;SEGMENT START ADDR., EXPRESSED IN PAGES OF 256
0395 03F8 ;BYTES EACH. USER MAY CHANGE THESE VALUES; IF
0396 03F8 ;THE D0F5 SO HE HAS TO CHANGE ALL THE RELATED
0397 03F8 ;VARIABLE ADDRESSES (SEE TOP OF PROGRAM).
0398 03F8 ;THE MAY HAVE TO CHANGE VALUES IN THE MAXADD

```

(Continued on next page)

68000/AIM 65

(Listing continued, text begins on page 12)

```
0399 03F8      TABLE,FOO
0400 03F8 00    FCTAB  .BYTE 0      UNDEFINED
0401 03F9 00    .BYTE 0      UNDEFINED
0402 03FA 0C    .BYTE 40C     USER PROGRAM
0403 03FB 0A    .BYTE 6       SUPERVISOR PROGRAM
0404 03FC 08    .BYTE 8       USER DATA

PUSH DB

0405 03FD 05    .BYTE 5       SUPERVISOR DATA
0406 03FE 00    .BYTE 0      UNDEFINED
0407 03FF 00    .BYTE 0      (LINTA)

0410 0400      NUMBER OF PAGES AVAILABLE TO EACH SEGMENT.
0411 0400      USER MAY CHANGE THESE VALUES! HOWEVER THEY
0412 0400      MUST BE CONSISTENT WITH THE SEGMENTS START
0413 0400      ADDRESSES. JUST DEFINED.
0414 0400 00    MAXADD .BYTE 0      UNDEFINED
0415 0401 00    .BYTE 0      UNDEFINED
0416 0402 04    .BYTE 4       USER PROGRAM (1K)
0417 0403 02    .BYTE 2       SUP. PROGRAM (512 BYTES)
0418 0404 04    .BYTE 4       USER DATA (1K)
0419 0405 01    .BYTE 1       SUP. DATA (256 BYTES)
0420 0406 00    .BYTE 0      UNDEFINED
0421 0407 00    .BYTE 0      (LINTA)

0424 0408      END OF PROGRAM

0426 0408      .END

ERRORS - 0000

MAXKOU A1 0002  BKDADD A1 8000  CRLOW A1 FA13  BLANK A1 EB3E
MIRA A1 EA44  OUIPIIT A1 E97A  RBYIF A1 E3FD  READ A1 E93C
SAVAH A1 0B00  SAVEAS A1 0500  ICHHP A1 00FA  FO A1 00F8
F1 A1 00FC  SAVEI A1 00FD  SAVEN A1 00FE  SAVEN A1 00FF
LOM1K1 A1 0B01  DIL A1 8000  DIN A1 8001  CIN A1 8002
COIT A1 8003  ACOL A1 8004  AODH A1 8005  *AODH A1 8006
ICL A1 8007  DSH A1 8008  HALT A1 8009  RES A1 800A
DTACK A1 800B  RNNAR A1 0200  L00P A1 020A  WAITAS A1 0209
OUIIC A1 021A  OUTRWL A1 0233  OUTADD A1 0249  INCMO A1 0268
END A1 0272  NOCHD A1 0278  HANJAL A1 027F  WRITER A1 028E
BEAUR A1 0290  AITO A1 02AC  FCADD A1 02AF  LARD A1 02CB
WRITA A1 02DE  WRILDS A1 02E5  NOUDS A1 02EF  WRILDS A1 02FA
HOLDS A1 0300  KLADA A1 0303  TSEE A1 0317  DTA A1 032B
PAST A1 032E  OUTFI A1 0340  FAST1 A1 0341  WRTTF A1 034C
WRILDR A1 0373  NOUDSF A1 037A  WRFLDS A1 0381  HOLDSF A1 038B
WEADJ 1 038E  CALSUB A1 03A2  ERR A1 03A9  CALSU1 A1 03AC
HPSU 03D1  TABSUB A1 03DA  TABRWL A1 03DB  TABFC A1 03EB
FCTAB ... 03F8  MAXADD A1 0400
```

End Listing