# SWEET16: The 6502 Dream Machine

While writing Apple BASIC for a 6502 microprocessor I repeatedly encountered a variant of Murphy's Law. Briefly stated, any routine operating on 16 bit data will require at least twice the code that it should. Programs making extensive use of 16 bit pointers (such as compilers, editors and assemblers) are included in this category. In my case, even the addition of a few double byte instructions to the 6502 would have only slightly alleviated the problem. What I really needed was a hybrid of the MOS Technology 6502 and RCA 1800 architectures, a powerful 8 bit data handler complemented by an easy to use processor with an abundance of 16 bit registers and excellent pointer capability. My solution was to implement a nonexistent 16 bit "metaprocessor" in software, interpreter style, which I call SWEET16. This metaprocessor was sketched at the end of my article in May 1977 BYTE, and the purpose of this article is to fill in the details of SWEET16.

SWEET16 is based around sixteen 16 bit

_	_		 			
	303 305	B9 00 C9 CD D0 09 20 00		LDA CMP BNE JSR	IN, Y "M" NOMOVE SW16	Get a char. "M" for move? No, skip move. Yes, call SWEET16.
SWEET16	30A 30B 30C 30D 30F	52 F3 07 FB	MLOOP	LD ST DCR BNZ RTN	@R1 @R2 R3 MLOOP	R1 holds source address. R2 holds dest. address. Decrement length. Loop until done. Return to 6502 mode.
		C9 C5 D0 13 C8	NOMOVE	CMP BEQ INY	"E" EXIT	"E" char? Yes, exit. No, continue.

Note: Registers A, X, Y, P and S are not disturbed by SWEET16.

Listing 1: Use of SWEET16 within an assembly language program is accomplished by executing a subroutine call to the SWEET16 entry point (address 307 here). This call preserves the processor registers at the time of entry and begins interpretive execution. End of interpretive execution is signaled by a RTN operation code of SWEET16, at which point all the processor registers will be restored.

registers called R0 to R15, actually implemented as 32 memory locations. R0 doubles as the SWEET16 accumulator (ACC), R15 as the program counter (PC), and R14 as the status register. R13 holds compare instruction results and R12 is the subroutine return stack pointer if SWEET16 subroutines are used. All other SWEET16 registers are at the user's unrestricted disposal.

SWEET16 instructions fall into register and nonregister categories. The register operations specify one of the 16 registers to be used as either a data element or a pointer to data in memory depending on the specific instruction. For example, the instruction INR R5 uses R5 as data and ST @R7 uses R7 as a pointer to data in memory. Except for the SET instruction, register operations only require one byte. The nonregister operations are primarily 6502 style branches with the second byte specifying a ±127 byte displacement relative to the address of the following instruction. If a prior register operation result meets a specified branch condition, the displacement is added to SWEET16's program counter, effecting a branch.

SWEET16 is intended as a 6502 enhancement package, not a stand alone processor. A 6502 program switches to SWEET16 mode with a subroutine call, and subsequent code is interpreted as SWEET16 instructions. The nonregister operation RTN returns the user program to the 6502's direct execution mode after restoring the internal register contents (A, X, Y, P and S). The example of listing 1 illustrates how to use SWEET16 in some program segment.

## Instruction Descriptions

The SWEET16 op code list is short and uncomplicated. Excepting relative branch displacements, hand assembly is trivial. All register op codes are formed by combining two hexadecimal digits, one for the op code and one to specify a register. For example,

op codes 15 and 45 both specify register R5 while codes 23, 27 and 29 are all ST (store) operations. Most register operations of SWEET16 are assigned to numerically adjacent pairs to facilitate remembering them. Thus LD and ST are op codes 2n and 3n respectively, while LD @ and ST @ are codes 4n and 5n.

Operation codes 00 to 0C (hexadecimal) are assigned to the 13 nonregister operations. Except for RTN (op code 0), BK (0A), and RS (B), the nonregister operations are 6502 style relative branches. The second byte of a branch instruction contains a ±127 byte displacement value (in two's complement form) relative to the address of the instruction immediately following the branch. If a specified branch condition is met by the prior register operation result, the displacement is added to the program counter effecting a branch. Except for BR (Branch always) and BS (Branch to Subroutine), the branch operation codes are assigned in complementary pairs, rendering them easily remembered for hand coding. For example, Branch if Plus and Branch if Minus are op codes 04 and 05, while Branch if Zero and Branch if NonZero are op codes 06 and 07.

#### Theory of Operation

SWEET16 execution mode begins with a subroutine call to SW16 (see listing 2, an assembly of SWEET16). The user must insure that the 6502 is in hexadecimal mode upon entry. [For those unfamiliar with the 6502, arithmetic is either decimal or hexadecimal (binary) depending on a programmable flag. . .CH] All 6502 registers are saved at this time, to be restored when a SWEET16 RTN instruction returns control to the 6502. If you can tolerate indefinite 6502 register contents upon exit, approximately 30 µs may be saved by entering SWEET16 at location SW16 + 3. Because this might cause an inadvertent switch from hexadecimal to decimal mode, it is advisable to enter at SW16 the first time through.

After saving the 6502 registers, SWEET16 initializes its program counter (R15) with the subroutine return address off the 6502 stack. SWEET16's program counter points to the location preceding the next instruction to be executed. Following the subroutine call are 1 byte, 2 byte, or 3 byte long SWEET16 instructions, stored in ascending Listing 2: SWEET16 assembly. The SWEET16 program, assembled to reside at location 800 hexadecimal, is presented by this listing. The primary entry point is at the beginning, location SW16. An alternate entry point if there is no need to save processor registers is at location 803 in this assembly, SW16+3.

SWEET16 INTERPRETER | Section | Sect PRESERVE 6502 REG CONTENTS INIT SWEETI6 PC FROM RETURN ADDRESS INTERPRET AND EXECUTE ONE SWEETIG INSTR-INCR SWEET16 PC FOR FETCH #50
(RISL).Y FETCH INSTR
MASK REG SPECIFICATION
DOUBLE FOR 2-BYTE REG'S
TO X-REG FOR INDEXING NOW HAVE OPCODE

IF ZERO THEN NON-REG OP
INDICATE PRIOR RESULT REG OPCODE\*2 TO LSB'S TO Y-PEG FOR INDEXING LOW-ORDER ADR BYTE ONTO STACK GOTO REG-OP POUTINE INCR PC LOW-ORDER ADR BYTE ONTO STACK FOR NON-REG OP 'PRIOR RESULT REG' INDEX PREPARE CARRY FOR BC, BNC. GOTO NON-REG OP ROUTINE POP RETURN ADDRESS RESTORE RESTORE 6502 REG CONTENTS (RISL) RETURN TO 6502 CODE VIA PC (RISL). Y HIGH-ORDER BYTE OF CONST R0H.X (RISL),Y LOW-ORDER BYTE OF CONSTANT RØL,X Y-REG CONTAINS 1 ADD 2 TO PC

0876:	DC 5E	00098 00099	DFB	DCR- I NUL- I NUL- I	(FX)
0877: 0878: 0879:	5E	00100	DFB DFB	NUL-1	(INUSED)
Ø87 A:	5E 10 CA	00101 00102 SET	DFB	NUL-1 SETZ	(F) ALWAYS TAKEN
Ø87 C:	B5 00	00103 LD 00104 BK	L DA EQU	RØL.X	The state of the s
Ø87 E:	85 00	00105	STA	ROI.	
0880: 0882:	B5 Ø1 85 Ø1	00106 00107	LDA	RØH.X	MOVE RY TO RØ
Ø884: Ø885:	60 A5 00	00108 00109 ST	STA RTS LDA	RØL	
Ø887: Ø889:	95 00 A5 01	00110	STA	RØL.X RØH	MOVE RØ TO RX
Ø889:	A5 Ø1 95 Ø1	00111	LDA	RØH.X	
088B: 088D:	60	00112 00113	STA		
088E: 0890:	A5 00 81 00	00114 STAT 00115 STAT2	L DA STA	(RØL.X)	STORE BYTE INDIRECT
0892: 0894:	AØ ØØ 84 1D	00116 00117 STAT3	LDY	#50 R14H	INDICATE RØ IS RESULT REG
Ø896: Ø898:	F6 00 D0 02	00118 INR 00119	INC	RØL.X INR2	
Ø898:	DØ Ø2 F6 Ø1	00119	BNE	INR2 RØH.X	INCR RX
Ø89A: Ø89C:	60	00120 00121 INR2	RTS		
Ø89D: Ø89F:	A1 00 85 00	00122 LDAT 00123	LDA STA	(RØL.X) RØL	LOAD INDIRECT (RX)
Ø8A1: Ø8A3:	AØ ØØ . 84 Ø1	00124 00125	LDY	#\$Ø RØH	TERO WIGH-ORDER RG BYTE
Ø8A5:	FØ ED AØ ØØ FØ Ø6 20 DD Ø8	00126 00127 POP	BEC	STAT3	ZERO HIGH-ORDER RØ BYTE ALWAYS TAKEN HIGH ORDER BYTE = Ø ALWAYS TAKEN DECR RX DOD HIGH-ORDER BYTE ABY
Ø8A9:	FØ Ø6 20 DD Ø8	00128	BEC LDY BEC	POP2	ALWAYS TAKEN
Ø8AB:	20 DD 08 A1 00	00129 POPD	JSR LDA TAY JSR LDA	DCR (RØL,X)	ALWAYS TAKEN DECR RX POP HIGH-ORDER BYTE @RX SAVE IN Y-REG DECR RX LOW-ORDER BYTE
08AE: 08B0:	AR	00130 00131	TAY		SAUF IN Y-REG
08B1: 08B4:	20 DD 08 A1 00 85 00 84 01 A0 00 84 1D	00132 POP2 00133	J SR L DA	DCR (RØL,X)	DECR RX LOW-ORDER BYTE
Ø8B6:	A1 00 85 00 84 01 A0 00	00134	STA	RØL RØH #\$Ø	TO RØ
Ø8BA:	AØ ØØ	00136 POP3	LDY	150	INDICATE RØ AS LAST RESULT REG
Ø8BC:	60	00133 00134 00135 00136 POP3 00137 00138 00139 LDDAT 00140	STA STY LDY STY RTS	R14H	
08BF: 08C2:	20 9D 08	00139 LDDAT	J SR LDA	LDAT (RØL,X)	LOW BYTE TO RØ, INCR RX HIGH-ORDER BYTE TO RØ
Ø8C4:	85 01	00141	STA	RØH	
Ø8C4: Ø8C6: Ø8C9:	4C 96 Ø8	00141 00142 00143 STDAT	STA JMP JSR	INR STAT RØH	INCR RX STORE INDIRECT LOW-ORDER BYTE AND INCR RX. THEN STORE HIGH-ORDER BYTE.
Ø8CC: Ø8CE:	A5 Ø1 81 ØØ	00144 00145	LDA STA	RØH (RØL.X)	BYTE AND INCR RX. THEN
Ø8DØ: Ø8D3:	4C 96 Ø8 2Ø DD Ø8	00145	JMP	INR	INCR RX AND RETURN DECR RX
Ø8D3:	20 DD 08	00146 00147 STPAT 00148	JMP JSR LDA	DCR	
Ø8 D8:	A5 01 81 00 4C 96 08 20 DD 08 A5 00 81 06 4C BA 08 B5 00 D0 02	00149 00150 00151 DCR 00151 DCR 00152 00153 00154 DCR2	STA	(RØL.X) POP3 RØL.X	STORE RØ LOW BYTE #RX INDICATE RØ AS LAST RESULT REG DECR RX
08 DA: 08 DD: 08 DF:	B5 00	00151 DCR	LDA	RØL.X	RESULT REG
Ø8DF: Ø8E1:	DØ Ø2 D6 Ø1 D6 ØØ	00152 00153	BNE	DCR2 RØH.X RØL.X	DECR PX
Ø8E3:	D6 00	00154 DCR2	DEC	RØL.X	
GREA.	60 A0 00	00155 00156 SUB 00157 CPR	RTS LDY SEC	*50	RESULT TO RØ NOTE Y-REG = 13*2 FOR CPF
Ø8 E8:	AØ ØØ 38 A5 ØØ	00156 SUB 00157 CPR 00158	SEC	RØL	NOTE Y-REG = 13*2 FOR CPF
08 EB:	F5 00	00159 00160	SBC	RØL.X RØL.Y	
08 ED: 08 FØ:	99 00 00 A5 01	00160 00161	STA LDA	RØL,Y RØH	RØ-RX TO RY
BRF9.	F5 01	00162	SBC	RØH.X	
08F4: 08F7:	99 01 00	00163 SUB2 00164	STA	PØH, Y	LAST RESULT PEG*2
ØSFS:	69 88	00165	ADC	#\$0 R14H	LAST RESULT PEG*2 CARRY TO LSB
08FA: 08FC: 08FD:	85 1D 60	00166 00167	STA		
08FD: 08FF:	A5 00 75 00	00168 ADD 00169	L DA ADC	RØL.X	
0901:		00170 00171	STA	RØL	RØ+RX TO RØ
0903: 0905:	A5 Ø1 75 Ø1	00171 00172	L DA ADC	PØH RØH•X	
0907:	AØ ØØ	00173	LDY	*50	RØ FOR RESULT
0909: 090B:	FØ E9 A5 1E	00174 00175 BS	BEC LDA	SUB2 RISL	FINISH ADD NOTE X-REG IS 12*2! PUSH LOW PC BYTE VIA R12
090D:	20 90 08	00176	JSR	STAT2	PUSH LOW PC BYTE VIA RI2
0910: 0912:	A5 1F 20 90 08	00177 00178	J SR	P15H STAT2	PUSH HIGH-ORDER PC BYTE
0915:	18	00179 BP	CLC BCS		
0916: 0918:	BØ ØE BI IE	00180 BNC 00181 BR1	LDA	BNC2 (RISL),Y	NO CARRY TEST DISPLACEMENT BYTE
091A: 091C: 091D:	10 01	00182	LDA BPL DEY	BR2	
09 1 D:	88 65 1E 85 1E	00183 00184 BR2	ADC	R15L	ADD TO PC
091F:	85 1E 98	00185 00186	STA	RISL	
09221	65 1F	00187	ADC	R15H	
0924:	85 1F 60	00188 00189 BNC2	STA	R15H	
0926: 0927: 0929:	BØ EC	00189 BNC2 00190 BC 00191	BCS	BR	
0929: 092A: 092B:	60 0A	00191 00192 BP 00193	RTS ASL	A	DOUBLE RESULT-REG INDEX
092B:	ØA AA B5 Ø1	00193 00194	TAX	рон. х	DOUBLE RESULT-REG INDEX TO X-REG FOR INDEXING TEST FOR PLUS BRANCH IF SO
Ø92E:	10 E8	00195	BPL	BR I	BRANCH IF SO
0930:	60	00196 00197 BM	RTS	A	DOUBLE RESULT-REG INDEX
0931: 0932:	ØA AA	ØØ197 BM ØØ198 ØØ199	ASL TAX		TEST FOR MINUS
Ø933: Ø935:	B5 Ø1 30 E1	00200	LDA BMI	RØH.X BRI	TEST FOR HINGS
	60 0A	aasat		A	DOUBLE RESULT-REG INDEX
0938: 0939:		00203	ASL TAX		
093A: 093C:	B5 00 15 01	00204 00205	LDA	RØL.X RØH.X	TEST FOR ZERO (BOTH BYTES) BRANCH IF SO
093E: 0940:	FØ D8	00206 00207	BEO	BP I	BRANCH IF SO
0941:	ØΔ	00208 BNZ	RTS	A	DOUBLE RESULT-REG INDEX
0942:	AA B5 00	00209 00210	TAX	P01.4	TEST FOR NONZERO
0945:	15 01	00211	ORA	RØL.X RØH.X	TEST FOR NONZERO (BOTH BYTES) BRANCH IF SO
0947:	DØ CF 60	00212 00213	BNE	BR 1	BPANCH IF 50
09 4A:	0.0	00213 00214 BM1	PTS ASL	Α	DOUBLE RESULT-PEG INDEX
09 4C:	AA B5 00	00215 00216	TAX LDA	RØL.X	CHECK BOTH BYTES FOR &FF (MINUS 1)
094E:	35 Ø1	00217	AND	RØH.X	FOR SFF (MINUS 1)

memory locations like 6502 instructions. The main loop at SW16B repeatedly calls the "execute instruction" routine at SW16C which examines one op code for type and branches to the appropriate subroutine to execute it.

Subroutine SW16C increments the program counter (R15) and fetches the next op code which is either a register operation of the form OP REG (2 hexadecimal digits) with OP between hexadecimal 1 and F, or a nonregister operation of the form 0 OP with OP between hexadecimal 0 and D. Assuming a register operation, the register specification is doubled to account for the 2 byte SWEET16 registers and placed in the X register for indexing. Then the instruction type is determined. Register operations place the doubled register specification in the high order byte of R14 indicating the "prior result register" to subsequent branch instructions. Nonregister operations treat the register specification (right-hand half-byte) as their op code, increment the SWEET16 PC to point at the displacement byte of branch instructions, load the A-Reg with the "prior result register" index for branch condition testing, and clear the Y-Reg.

## When Is an RTS Really a JSR?

Each instruction type has a corresponding subroutine. The subroutine entry points are stored in a table which is directly indexed by the op code. By assigning all the entries to a common page, only a single byte of address need be stored per routine. The 6502 indirect jump might have been used as follows to transfer control to the appropriate subroutine:

LDA #ADRH High order address byte STA IND+1 LDA OPTBL,X Low order byte STA IND JMP (IND)

To save code the subroutine entry address (minus 1) is pushed onto the stack, high order byte first. A 6502 RTS (ReTurn from Subroutine) is used to pop the address off the stack and into the 6502 program counter (after incrementing by 1). The net result is that the desired subroutine is reached by executing a subroutine return instruction! [This ironic situation is an example of what is commonly referred to as "cleverness."]

## Op Code Subroutines

The register operation routines make use of the 6502 "zero page indexed by X" and "indexed by X indirect" addressing modes to access the specified registers and indirect data. The "result" of most register ops is left


0950:	49	FF		00218	EOR	*SFF	
0952:	FØ	C4		00219	BEO	BR1	BRANCH IF SO
0954:	60			00220	RTS		
0955:	ØA			00221 BNM1	ASL	A	DOUBLE RESULT-REG INDEX
0956:	AA			00222	TAX		
0957:	B5	00		00223	LDA	RØL, X	
0959:	35	01		00224	AND	RØH.X	CHK BOTH BYTES FOR NO SFF
09 5B:	49	FF		00225	EOR	#SFF	
095D:	DØ	B9		00226	BNE	BR1	BRANCH IF NOT MINUS I
095F:	60			00227 NUL	RTS		
0960:	A2	18		00228 RS	LDX	#\$18	12*2 FOR RI2 AS STK PNTR
0962:	20	DD	98	00553	JSR	DCR	DECR STACK POINTER
0965:	AI	00		00230	LDA	(RØL, X)	POP HIGH RETURN ADR TO PC
0967:	85	1F		00231	STA	R15H	
0969:	20	DD	08	00232	JSR	DCR	SAME FOR LOW-ORDER BYTE
096C:	AI	00		00233	LDA	(RØL, X)	
Ø96E:	85	1E		00234	STA	RISL	
0970:	60			00235	RTS		
0971:	4C	3E	08	ØØ236 RTN	JMP	RTNZ	
				00237 *			
				00238 * REG SA			
				00239 * FOR NO	N-APPL	E-II SYST	rems
				00240 *			
				00241 ASAV	EPZ	\$45	
				00242 XSAV	EPZ	\$46	
				00243 YSAU	EPZ	547	
				00244 PSAV	EPZ	\$48	
0974:				00245 SAVE	STA	ASAV	
0976:	86	46		00246	STX	XSAV	SAVE 6502 REG CONTENTS.
0978:	84	47		00247	STY	YSAV	
097A:	08			00248	PHP		
097B:	68			00249	PLA		
097Ct	85	48		00250	STA	PSAV	
097E:	60			00251	RTS		
097F:	A5	48		00252 RESTORE	LDA	PSAV	
0981:	48			00253	PHA		
0982:	A5	45		00254	LDA	ASAV	
0984:	A6	46		00255	LDX	XSAV	RESTORE 6502 REG CONTENTS.
0986:	A4	47		00256	LDY	YSAV	
0988:	28			00257	PLP		
0989:				00258	RTS		

Table 1:

#### SWEET16 OP CODE SUMMARY

negister Ops					Nonregister Ops				
				00	RTN	(Return to 6502 mode)			
1n	SET	Rn	Constant (Set)	01	BR ea	(Branch always)			
2n	LD	Rn	(Load)	02	BNC ea	(Branch if No Carry)			
3n	ST	Rn	(Store)	03	BC ea	(Branch if Carry)			
4n	LD	@Rn	(Load indirect)	04	BP ea	(Branch if Plus)			
5n	ST	@Rn	(Store indirect)	05	BM ea	(Branch if Minus)			
6n	LDD	@Rn	(Load double indirect)	06	BZ ea	(Branch if Zero)			
7n	STD	@Rn	(Store double indirect)	07	BNZ ea	(Branch if NonZero)			
8n	POP	@Rn	(Pop indirect)	08	BM1 ea	(Branch if Minus 1)			
9n	STP	@Rn	(Store pop indirect)	09	BNM1 ea	(Branch if Not Minus 1)			
An	ADD	Rn	(Add)	OA	BK ea	(Break)			
Bn	SUB	Rn	(Sub)	OB	RS	(Return from Subroutine)			
Cn	POPD	@Rn	(Pop double indirect)	OC	BS ea	(Branch to Subroutine)			
Dn	CPR	Rn	(Compare)	0D		(Unassigned)			
En	INR	Rn	(Increment)	0E		(Unassigned)			
Fn	DCR	Rn	(Decrement)	OF		(Unassigned)			

SWEET16 Operation Code Summary: Table 1 summarizes the list of SWEET16 operation codes, which are explained in further detail one by one in the descriptions which follow the table. The program of listing 2 implements the execution of these interpretive codes after a call to the entry point SW16. Return to the calling program and normal noninterpretive operation is accomplished with the RTN mnemonic of SWEET16.



LD

ACC now contains A034

in the specified register and can be sensed by subsequent branch instructions since the register specification is saved in the high order byte of R14. This specification is changed to indicate R0 (ACC) for ADD and SUB instructions and R13 for the CPR (compare) instruction.

Normally the high order R14 byte holds the "prior result register" index times 2 to account for the 2 byte SWEET16 registers, and thus the least significant bit is zero. If ADD, SUB or CPR instructions generate carries, then this index is incremented, setting the least significant bit, which becomes a carry flag.

The SET instruction increments the program counter twice, picking up data bytes for the specified register. In accordance with 6502 convention, the low order data byte precedes the high order byte.

Most SWEET16 nonregister operations are relative branches. The corresponding subroutines determine whether or not the "prior result" meets the specified branch condition and if so update the SWEET16 program counter by adding the displacement value (-128 to +127 bytes).

The RTN operation restores the 6502 register contents, pops the subroutine return stack and jumps indirect through the SWEET16 program counter register. This transfers control to the 6502 at the instruction immediately following the RTN instruction.

The BK operation actually executes a 6502 break instruction (BRK), transferring control to the interrupt handler.

Any number of subroutine levels may be implemented within SWEET16 code via the BS (Branch to Subroutine) and RS (Return from Subroutine) instructions. The user must initialize and otherwise not disturb R12 if the SWEET16 subroutine capability is used since it is utilized as the automatic subroutine return stack pointer.

## Memory Allocation and User Modifications

The only storage that must be allocated for SWEET16 variables are 32 consecutive locations in page zero for the SWEET16 registers, four locations to save the 6502 register contents, and a few levels of the 6502 subroutine return address stack. If you don't need to preserve the 6502 register contents, delete the SAVE and RESTORE subroutines and the corresponding subroutine calls. This will free the four page zero locations ASAV, XSAV, YSAV and PSAV.

You may wish to add some of your own

Text continued on page 159

### ST Rn

3 n

(Store)

The ACC (R0) is stored into Rn and branch conditions set according to the data transferred. The carry is cleared and the ACC contents are not disturbed.

#### Example:

25 36 LD ST R5 Copy the contents of R5 to R6.

#### LD @Rn

4 n

(Load indirect)

The low order ACC byte is loaded from the memory location whose address resides in Rn, and the high order ACC byte is cleared. Branch conditions reflect the final ACC contents which will always be positive and never minus 1. The carry is cleared. After the transfer, Rn is incremented by 1.

#### Example:

15 34 A0 45

R5, A034 LD

@R5

ACC is loaded from memory location A034 and R5 is incremented to A035.

## ST @Rn

(Store indirect)

The low order ACC byte is stored into the memory location whose address resides in Rn. Branch conditions reflect the 2 byte ACC contents. The carry is cleared. After the transfer, Rn is incremented by 1.

R5, A034 R6, 9022

@R5

@R6

### Example:

15 34 A0 16 22 90 45 SET SET LD 56

Load pointers R5 and R6 with A034 and 9022. Move a byte from location A034 to location 9022. Both pointers are incremented.

## LDD @Rn

6 n

(Load double byte indirect)

The low order ACC byte is loaded from the memory location whose address resides in Rn, and Rn is then incremented by 1. The high order ACC byte is loaded from the memory location whose address resides in the (incremented) Rn and Rn is again incremented by 1. Branch conditions reflect the final ACC contents. The carry is cleared.

## Example

15 34 A0 65

SET R5, A034 LDD @R5

The low order ACC byte is loaded from location A034, the high order byte from location A035. R5 is incre-

## STD @Rn

n

(Store double byte indirect)

The low order ACC byte is stored into the memory location whose address resides in Rn, and Rn is then incremented by 1. The high order ACC byte is stored into the memory location whose address resides in (the incremented) Rn and Rn is again incremented by 1. Branch conditions reflect the ACC contents which are not disturbed. The carry is cleared.

## Example:

15 34 A0 16 22 90 65 76

R5, A034 R6, 9022 @R5 SET SET LDD @R6

Load pointers R5 and R6 with A034 and 9022. Move double byte from locations A034 and A035 to locations 9022 and 9023. Both pointers are incremented by 2.

# NALLY.

## A State-of-the-Art **Tool For Learning** Software Design.

And at an affordable price. The Modu-Learn™ home study course from Logical Services.

Now you can learn microcomputer programming in ten comprehensible lessons. At home. In your own time. At your own pace.

You learn to solve complex problems by breaking them down into easily programmed modules. Prepared by professional design engineers, the Modu-Learn™ course presents systematic software design techniques, structured program design, and practical examples from real 8080A micro-computer applications. All in a modular sequence of 10 lessons more than 500 pages, bound into one practical notebook for easy reference. You get diverse examples, problems, and solutions. With thorough background material on micro-computer architecture, hardware/software tradeoffs, and useful reference tables. All for only \$49.95.

For \$49.95 you learn design techniques that make software work for you. Modu-Learn™ starts with the basics. Our problem-solution approach enables you to "graduate" as a programmer.

See Modu-Learn™ at your local computer store or order now using the coupon below

coupon below.

Please send the Modu-Learn™course for me to examine. Enclosed is \$49.95 (plus \$2.00 postage and handling) or my Mastercharge/Bankamericard authorization.

Name:\_\_\_ Address:\_

City: \_ State: Card #\_


Expiration date:



711 Stierlin Road Mountain View, CA 94043 (415) 965-8365


SERVICES INCORPORATED





## THE KIDS' POCKET CALCULATOR

THE KIDS' POCKET CALCULATOR CAME BOOK by Edwin Schlossberg and John Brockman. A quick trip through elementary mathematics—fun and games with real purpose. The first book of its kind for kids from kindergarten through college Illustrated with line drawings and cartbons. \$6.95 hardcover \$3.95 paperbound



THE POCKET CALCULATOR
GAME BOOK #2
by Edwin Schlossberg and
John Brockman
Even more popular in approach than its
famous predecessor, this book is
simpler, more accessible, and its games
are more mathematically basic.
Illustrated with line drawings and
cartoons

\$6.95 hardcover

\$3.95 paperbound

oxplus WWILLIAM MORROW

POP @Rn

8 n (Pop indirect)

The low order ACC byte is loaded from the memory location whose address resides in Rn after Rn is decremented by 1 and the high order ACC byte is cleared. Branch conditions reflect the final 2 byte ACC contents which will always be positive and never minus 1. The carry is cleared. Because Rn is decremented prior to loading the ACC, single byte stacks may be implemented with the ST @Rn and POP @Rn operators. tions (Rn is the stack pointer).

Е	X	a	t	۲	1	p	ı	e

manipio.		
15 34 A0	SET R5, A034	Init stack pointer.
10 04 00	SET R0, 4	Load 4 into ACC.
35	ST @R5	Push 4 onto stack.
10 05 00	SET RO, 5	Load 5 into ACC.
35	ST @R5	Push 5 onto stack.
10 06 00	SET R0, 6	Load 6 into ACC.
35	ST @R5	Push 6 onto stack.
85	POP @R5	Pop 6 off stack into ACC.
85	POP @R5	Pop 5 off stack.
85	POP @R5	Pop 4 off stack.

STP @Rn

9 n

(Store pop indirect)

The low order ACC byte is stored into the memory location whose address resides in Rn after Rn is decremented by 1. Then the high order ACC byte is stored into the memory location whose address resides in Rn after Rn is again decremented by 1. Branch conditions will reflect the 2 byte ACC contents which are not modified. STP @Rn and PLA @Rn are used together to move data blocks beginning at the greatest address and working down. Additionally, single byte stacks may be implemented with the STP @Rn and LDA @Rn ops.

-	-				Ō
	E	kan	np	le:	
				-	

14 34 A0	SET R4, A034	Init pointers.
15 22 90	SET R5, 9022	
84	POP @R4	Move byte from A033
95	STP @R5	to 9021.
84	POP @R4	Move byte from A032
95	STP @R5	to 9020.
95 84	STP @R5 POP @R4	to 9021. Move byte from A032

ADD Rn



(Add)

The contents of Rn are added to the contents of the ACC (R0) and the low order 16 bits of the sum restored in ACC. The 17th sum bit becomes the carry and other branch conditions reflect the final ACC contents.

## Example:

10 34 76	SET R0, 7634	Init R0 (ACC)
11 27 42	SET R1, 4227	and R1.
A1	ADD R1	Add R1 (sum = B85B, carry clear)
A0	ADD R0	Double ACC (R0) to 70B6 with carry set.

SUB Rn

В n (Subtract)

The contents of Rn are subtracted from the ACC contents by performing a two's complement addition:

ACC ACC + Rn + 1

The low order 16 bits of the subtraction are restored in the ACC. The 17th sum bit becomes the carry and other branch conditions reflect the final ACC contents. If the 16 bit unsigned ACC contents are greater than or equal to the 16 bit unsigned Rn contents then the carry is set, otherwise it is cleared. Rn is not disturbed.

## Evample:

SET	R0, 7634	Init R0 (ACC)
SET	R1, 4227	and R1,
SUB	R1	Subtract R1 (diff = 340D with carry set)
SUB	R0	Clears ACC (R0)
	SET SUB	SET R1, 4227 SUB R1

### POPD @Rn

С n (POP Double byte indirect)

Rn is decremented by 1 and the high order ACC byte is loaded from the memory location whose address now resides in Rn. Then Rn is again decremented by 1 and the low order ACC byte is loaded from the corresponding memory location. Branch conditions reflect the final ACC contents. The carry is cleared. Because Rn is decremented prior to loading each of the ACC halves, double byte stacks may be implemented with the STD @ Rn and POPD @ Rn operations. (Rn is the stack pointer).

#### Example:

15	34	A0	SET	R5,	A034
10	12	AA	SET	R0,	AA12
75			STD	@R5	
10	34	ВВ	SET	R0,	<b>BB34</b>
75			STD	@R5	
10	56	CC	SET	R0,	CC56
75			STD	@R5	
C5			POPD	@R5	
C5			POPD	@R5	
CS			POPD	@R5	

Init stack pointer. Load AA12 into ACC. Push AA12 onto stack. Load BB34 into ACC. Push BB34 onto stack. Load CC56 into ACC.

Pop CC56 off stack. Pop BB34 off stack. Pop AA12 off stack

D n

The ACC (R0) contents are compared to Rn by performing the 16 bit binary subtraction ACC-Rn and storing the low order 16 difference bits in R13 for subsequent branch tests. If the 16 bit unsigned ACC contents are greater than or equal to the 16 bit unsigned Rn contents then the carry is set, otherwise it is cleared. No other registers, including ACC and Rn, are disturbed.

## Example:

15	34	AU		SEI	R5, AU
16	BF	A0		SET	R6, A0
10	00	00	LOOP	SET	R0, 0
75				STD	@R5
25				LD	R5
D6				CPR	R6
02	F8			BNC	LOOP

Pointer to memory. Limit address. Zero data.

Clear 2 locs, incr R5 by 2. Compare pointer R5 to limit R6. Loop if carry clear.

## INR Rn

(Increment)

The contents of Rn are incremented by 1. The carry is cleared and other branch conditions reflect the incremented value

Litample.			
15 34 A0	SET	R5, A034	Init R5 (pointer)
10 00 00	SET	R0, 0	Zero to R0.
55	ST	@R5	Clears loc A034 and incrs R5 to A035.
E5	INR	R5	Incr R5 to A036
55	ST	@R5	Clears loc A036 (not A035)

## DCR Rn

n

(Decrement)

The contents of Rn are decremented by 1. The carry is cleared and other branch conditions reflect the decremented value.

## Example: (Clear nine bytes beginning at loc A034)

15	34	A0		SET	R5,	A034	Init pointer.
14	09	00		SET	R4.	9	Init count.
10	00	00		SET	R0.	0	Zero ACC.
55			LOOP	ST	@R5		Clear a mem byte.
F4				DCR	R4		Decr count.
07	FC			BNZ	LOC	)P	Loop until zero.

## SWEET16 Nonregister Instructions

0 0

(Return to 6502 mode)

Control is returned to the 6502 and program execution continues at the location immediately following the RTN instruction. The 6502 registers and status conditions are restored to their original contents (prior entering SWEET16 mode).



## Shopping for a computer at the ByteShop is almost as much fun as building one.

Computers are fun. And affordable. Thousands of people are already using personal computers for TV games, video color graphics, digital music and lots of things nobody ever dreamed of—till now.

Until we came along the provided to the provided post above the states.

Until we came along the toughest part about getting started with computers was shopping for one. Now you can visit a Byte Shop and put your hands on a wide variety of personal, hobby and business computers.

Phoenix – East 813 N. Scottsdale Rd. Phoenix – West 12654 N. 28th Drive

Tueson 2612 F. Broadway California Berkeley 1514 University Ave.

Burbank 1812 W. Burbank Blvd. Camp bell 2626 Union Ave. Diablo Valley 2989 N. Main St. Fairfield 119 Oak Street Fresno 3139 E. McKinley Ave.

Hayward 1122 "B" Street Los Angeles 3030 W. Olympic Blvd. Lawndale 16508 Hawthorne Blvd. Long Beach 5433 L. Stearns St. Marina Del Rey 4658 B Admirally Way Mountain View 1063 W. El Camino Real Polo Alice

Palo Alto 2233 El Camino Real Pasadena 496 W. Lake Ave. Placentia 123 E. Yorba Linda Sacramento 6041 Greenback Lane San Diego 8250 Vickers-H

8250 Vickers-H
San I ernando Valley
18424 Ventura Blvd.
San I francisco
321 Pacific Ave.
Santa Barbara
4 West Mission
Stockton
7910 N. Eldorado St. Thousand Oaks 2707 Thousand Oaks Blvd. Westminster 14300 Beach Blvd. Colorado

Boulder 2040 30th St. Florida Cocoa Beach 13 25 N. Atlantic Ave., Suite 4 11, Lauderdale 1044 E. Oakland Park

Miami 7825 Bird Road Indiana Indianapolis North 5947 F. 82nd St. Kansas Mission 5815 Johnson Drive

l'agan 1434 Yankee Doodle Rd. Montana Billings 1201 Grand Ave., Suite 3 New York

Levittown 2721 Hempstead Turnpike Rochester 264 Park Avenue Rocky River 19524 Center Ridge Rd.

Oregon
Beaverton
3482 SW Cedar Hills Blvd.
Portland
2033 SW 4th Pennsylvania
Bryn Mawr
1045 W. Lancaster Ave.
North Carolina

Raleigh 1213 Hillsborough Street South Carolina Columbia 2018 Green St.

2018 Green St. Utah Salt Lake City 261 S. State St. Washington Bellevue 14701 NF 20th Ave. Canada Vancouver Vancouver 2151 Burrard St.

the affordable computer store

BR ea



An effective address (ea) is calculated by adding the signed displacement byte (dd) to the program counter. The program counter contains the address of the instruction immediately *following* the BR, or the address of the BR operation plus 2. The displacement is a signed two's complement value from -128 to +127. Branch conditions are not changed. Note that effective address calculation is identical to that for 6502 relative branches. Some examples: dd = \$80 dd = \$81 ea = PC + 2 - 128 ea = PC + 2 - 127 dd = \$FF dd = \$00 dd = \$01 ea = PC + 2 - 1 ea = PC + 2 + 0 ea = PC + 2 + 1 dd = \$7E dd = \$7F ea = PC + 2 + 126 ea = PC + 2 + 127 Example: \$300: 01 50 BR \$352 0 (Branch if No Carry) q q A branch to the effective address is taken only if the carry is clear, otherwise execution resumes as normal with the next instruction. Branch conditions are not changed, BC ea 0 3 d d (Branch if Carry set) A branch is effected only if the carry is set. Branch conditions are not changed. BP ea 0 4 (Branch if Plus) d d A branch is effected only if the prior "result" (or most recently transferred data) was positive. Branch conditions are not changed. Example: 15 34 A0 SE1 14 3F A0 SET 10 00 00 LOOP SET ST LD CPR Example: (Clear mem from loc A034 to A03F) R5, A034 R4, A03F R0, 0 @R5 R4 Init pointer. Init limit. 55 24 D5 04 F8 Clear mem byte, incr R5. Compare limit to pointer. Loop until done. CPR RS BP LOOP BM ea 0 5 d d (Branch if Minus) A branch is effected only if the prior "result" was minus (negative, MSB = 1). Branch conditions are not changed. BZ ea (Branch if Zero) 0 6 d d A branch is effected only if the prior "result" was zero. Branch conditions are not changed. BNZ ea 7 d d (Branch if NonZero) A branch is effected only if the prior "result" was nonzero. Branch conditions are not changed. 0 BM1 ea 8 d d (Branch if Minus 1) A branch is effected only if the prior "result" was minus 1 (\$FFFF hexadecimal). Branch conditions are not changed. 0 9 d T q (Branch if Not Minus 1) A branch is effected only if the prior "result" was not minus 1 (\$FFFF hexadecimal). Branch conditions are not changed.

0 1

d d

(Branch Always)

24 HR PHONE CALIFORNIA RESIDENTS - ADD 6% SALES TAX

DUBLIN, CALIF. 94866 ORDERS (415) 828-1923

#### Text continued from page 154

instructions to this implementation of SWEET16. If you use the unassigned op codes \$0E and \$0F, remember that SWEET16 treats these as 2 byte instructions. You may wish to handle the break instruction as a SWEET16 call, saving two bytes of code each time you transfer into SWEET16 mode. Or you may wish to use the SWEET16 BK (Break) operation as a "CHAROUT" call in the interrupt handler. You can perform absolute jumps within SWEET16 by loading the ACC (R0) with the address you wish to jump to (minus 1) and executing a ST R15 instruction.

And as a final thought, the ultimate modification for those who do not use the 6502 processor would be to implement a version of SWEET16 for some other microprocessor design. The idea of a low level interpretive processor can be fruitfully implemented for a number of purposes, and achieves a limited sort of machine independence for the interpretive execution strings. I found this technique most useful for the implementation of much of the software of the Apple II computer; I leave it to readers to explore further possibilities for SWEET16.

BRK	0 A	(Break)

A 6502 BRK (break) instruction is executed. SWEET16 may be reentered non-destructively at SW16D after correcting the stack pointer to its value prior to executing the BRK.

		(Return from
RS	0 B	SWEET16 Subroutine)
BS terminates execution of	a SWEET16 subroutine	and returns to the SWEET16

RS terminates execution of a SWEET16 subroutine and returns to the SWEET16 calling program which resumes execution (in SWEET16 mode). R12, which is the SWEET16 subroutine return stack pointer, is decremented twice. Branch conditions are not changed.

BS ea				0	С	d ,	d	Branch to SWEET16 Subroutine
SWEET16 raddress" sta	nodi ick	e. T	he cur se poir	rent PC inter is R1	s push 2, and	ed ont R12 i	o a "SW s increm	nd execution is resumed in IEET16 subroutine return nented by 2. The carry is CC contents.
Exam	ple:		alling a 3000-		/ move	" subro	utine to	move A034-A03B
300:	15	34	A0		SET	R5,	A034	Init pointer 1.
303:	14	3B	A0		SET	R4,	A03B	Init limit 1.
306:	16	00	30		SET	R6,	3000	Init pointer 2.
309:	OC	15			BS	MOV	/E	Call move subroutine.
320:	45			MOVE	LD	@R5		Move one
321:	56				ST	@R6		byte.
322:	24				LD	R4		
323:	D5				CPR	R5		Test if done.
324:	04	FA			BP	MOV	/E	
	OB				RS			Return.

# The Best of BYTE, Volume 1



Send now to:
BYTE Interface Technical Services, Inc.
70 Main St
Peterborough NH 03458

The volume we have all been waiting for! The answer to those unavailable early issues of BYTE. Best of BYTE, edited by Carl Helmers Jr and David Ahl. This 384 page book is packed with a majority of material from the first 12 issues. Included are 146 pages devoted to "Hardware" and how-to articles ranging from TV displays to joysticks to cassette interfaces, along with a section devoted to kit building which describes seven major kits. "Software and Applications" is the other side of the coin: on-line debuggers to games to a complete small business accounting system is included in this 125 page section. A section on "Theory" examines the how and why behind the circuits and programs. "Opinion" closes the book with a look ahead, as to where this new hobby is heading. It is now available through BITS Inc for only \$11.95 and 50 cents postage.

Address				
City	State	Zip		
	Price of Book \$_			
The Best of BYTE, Volume 1	Postage, 50 cents \$			
	Total \$ _			
☐ Check enclosed				
Bill MC #	Exp. Date			
□ Bill BA #	Exp. Date			
Signature				

You may photocopy this page if you wish to leave your BYTE intact.