### A 6502 Personal System Design:

 $Documenting\ Kompuutar-A\ Guide\ to\ the\ Details$ 

The design information included with this article, together with the excellent documentation provided by MOS Technology on the 6502 design, should be complete enough to enable the advanced experimenter to build a similar Kompuutar. The details provided here cover a basic processor, but do not include a detail design of a programmable memory board which is a necessary part of a usable system. David Brader is currently working on an 8 K dynamic memory board, with invisible refresh, to be used in Kompuutar. The details of the wiring and construction of Kompuutar are shown in the several figures, tables and photographs, as well as listing 1. As a short guide to these materials here is a detailed table of contents to the article.

David Brader POB 483 Electric City WA 99123

Front Panel Assembly: This is the circuit with various displays and switches, which is mounted on the front panel, and talks to the front panel interface module via a multiconductor cable from P2 to J2.

Photo 1: User's view of the front panel.	page 95
Figure 1: Front panel block diagram.	page 104
Figures 1.1 to 1.8: Show circuit details.	pages 106 to 114
Photo 2: Rear of the front panel.	page 100
Figure 1.9: Physical layout drawing of front panel	
(same view as photo 2).	page 116

Front Panel Interface Module: This is the logical interface between the processor's backplane bus and the front panel. It is the home of address decoding and the read only memory with the front panel service programs.

Photo 2: Shows the cables from th	e front panel interface module	
to the front panel assembly (at a	he left). page 100	
Figures 2.1 to 2.4: Show circuit de	tails. pages 118 to	124
Figure 2.5: Shows the physical lay-	out on a Vector #3677-2	
prototyping board.	page 126	
Table 4: Shows the wiring definition	ons of the J2-P2 cable from	
this board to the front panel ass	embly. page 102	

Central Processing Module: This is the heart of the Kompuutar system, a board which contains the 6502 processor, and associated buffering and clocking circuitry which defines the backplane bus structure of the system.

Photo 3: Shows the component side of the central processing		
module, the second card from the left.	page	102
Figure 3.1: Shows the logic diagram of the processor card.	page	127
Figure 3.2: Shows the physical layout of the processor module		
on a Vector #3662 prototyping card.	page	128
Table 2: Details the backplane pin definitions (P1 of each card)		
for the bus of Kompuutar.	page	9,8


TIM Interface Module: This card is provided so that the MOS Technology "Terminal Interface Monitor," or TIM program, can be used with Kompuutar.

Figure 4.1: Shows the logic diagram of the TIM Interface Module.	page	130
Figure 4.2: Shows the physical layout of the TIM module on a		
Vector #3662 card.	page	132

#### Miscellaneous Items:

Table 5: Shows a master list of all integrated circuits, where they appear by figure, wiring, map locations for the physical layouts		
shown, and power wiring connections.	page 1	34
Table 1: Shows the allocations of memory for Kompuutar, as		
implemented here.	page	96
Listing 1: Shows the front panel control program which can be		
used to manipulate Kompuutar without any other monitor		
program.	pages 1	36-137

## Kompuutar



# wards its front panel. The controls of the front panel are chosen with the Data General NOVA's front panel as a mental model. In addition to the binary data display, there is a 4 digit hexadecimal address display (black rectangle) and an 8 bit binary flag display. The control panel is serviced by a read only memory routine.

Photo 1: The completed Kompuutar, viewed to-

#### Kaveat Kompuutar

It is with some trepidation that we present the details of the Kompuutar design. The design is complete and comprehensive, but Murphy is addicted to complete and comprehensive designs. Thus we'd like readers to be aware that there is a nonzero probability that errors exist in this magazine representation of author David Brader's design. We suggest that serious homebrewers of Kompuutar treat these pages as a detailed design auide, to be used with the standard design documentation of the chips involved. But as with any road map, do not be afraid to question and verify what you see with your own knowledge and experience.

David Brader reports that a local friend of his has built a second Kompuutar from the same set of blueprints which were the source of the circuit in this article. The experiences of the second builder were reflected in his corrections and changes to the drawings which are part of the normal "author proof" cycle applied to articles. Based on our own experiences with microprocessors, this report from David, and a tremendous amount of "desk debugging" of the article, we believe the information presented here is complete and buildable. However we highly recommend that readers who attempt to duplicate the design have sufficient experience with digital hardware and logic so that detailed understanding of its operation is possible. This is not a novice's project.

It all started at WESCON 1975, in San Francisco. It was there that I discovered what a "hospitality suite" is. In a hotel not far from the convention site, MOS Technology Inc had set up their WESCON hospitality suite. A hospitality suite is a bit like Las Vegas: some refreshments, a couple of elegantly decorative ladies, flashing lights and shiny gizmos, and the age old desire to persuade you and your money to part company.

I decided to stop and at least get a free drink. A man by the bar said, "Help yourself," so, being afraid of a one drink limit, I poured a double. As I left the bar area, I spotted a friend. We struck up a conversation about common friends and assignments, which lasted through half my drink and all of my clearheadedness. As our conversation ended, I noted some blinking LEDs and shiny new printed circuit boards. These boards were surrounded by several professional looking guests, giving the hardware an illusion of significance. So I went over to investigate.

I listened, wide eyed, to the saga of the MCS6502 as I slowly finished my drink. After the story ended, everyone seemed to be forming a line in a different part of the suite. Feeling part of the group now, I moved to the line. A little bit later, I remember being at the head of the line and the last thing I recall was handing two 20 dollar bills to a very pretty lady.

That evening, after sobering up, I discovered what I had done. There on my bed, stark naked, was a bright new MOS Technology Inc MCS6502 microprocessor chip and its manuals. Well, now the only

Backplane (P1) Pin Designation	Logic Diagram Mnemonics	Description	Backplane Pin Designation	Logic Diagram Mnemonics	Description
Α	+ 5 V	voltage supply	1	GND	ground
В	IRQ 1	interrupt 1	2	IRQ 5	interrupt 5
C D	A 0	\	3	A 1	
D	A 2		4	A 3	<b>)</b>
`E F	A 4		5	A 5	
	A 6	address bus lines	6	A 7	address bus lines
Н	A 8	(even)	7	A 9	(odd)
J	A 10		8	A 11,	. National Property of the Control
K	A 12		9	A 13	1
L	A 14		10	A 15	,
M	IRQ 2	interrupt 2	11	IRQ6	interrupt 6
N	IRQ 3	interrupt 3	12	IRQX	any interrupt pending
P	D0	λ .	13	D 1	7.,
R S	D 2	data bus lines	14	D3	data bus lines
S	D4	(even)	15	D 5	(odd)
T	D6		16	D 7	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
U	so	set overflow flag	17	SYNC	synchronize
V	PHICLK	Φ1 clock	18	PH2CLK	Φ2 clock
W	MASRST	master reset	19	RDY	ready
X	R/W	read and write	20	PANRST	panel reset
Y	IRQ 4	interrupt 4	21	NMI	nonmaskable interrupt
Z	GND	ground	22	+ 5 V	voltage supply

Table 1: Kompuutar bus list. This table gives the backplane socket pin identifications, mnemonics used in the logic diagrams, and a short description of the line's use. The pin designations are the standard ones printed on the Vector prototyping cards and embossed in the typical 44 pin sockets.

thing to do was to build a computer with the chip. After several days reading, I realized that building a computer was not going to be all that easy. I also realized that the initial \$36.75 investment was but a drop in the proverbial bucket of costs.

#### Designing the Kompuutar System

Since my \$36.75 investment was going to need considerable financial and design support, it was clear that making a project out of the computer would require planning. The first thing I had to accomplish was a specification of the features I wanted in my machine. I had had a good deal of experience with the Data General NOVA 1200 minicomputer, which led me to favor its functional front panel switch setup. With this input, I decided that the new machine would have the front panel functions of master reset, halt, program run, single instruction step, memory examine, examine the next memory location, deposit, desposit to the next memory location, load processor register, and enter data or address information from switches. I also knew that I wanted to be able to display the information on the data lines and address lines. I decided to use hexadecimal LED displays for the address bus information, but not for the data bus. My reasoning was that the address bus is always considered to be a numerical value, whereas the data bus is sometimes considered to be numeric data, but is sometimes viewed as a combination of individual bits. (If the data bus was showing hexadecimal E6 and you wanted to know if bit 5 was on or off.

you would probably have to think for a while to make sure.) Another argument in favor of discrete LED indicators for each bit is the fact that hexadecimal displays are a bit more expensive.

After reading more about the MCS6502, a trait common to the other single chip processors revealed itself. The status register, accumulator, index register X, index register Y and stack pointer register do not come out of the chip on their own sets of pins. All that information was going to be hidden from the operator (me) sitting in front of the machine, I knew I would have to design digital logic to get that information out of the chip and displayed upon some sort of front panel. I even decided to go one step further and build in the capability to set or reset the status flags from the front panel. Being able to throw a switch and set the carry flag, for example, is a very handy capability when debugging a conditional branch in some program.

I decided to use toggle switches for the 16 data inputs because the state of individual switches could then be tested in software and used to control options in a program. This complicates the entry of an address (which is displayed in hexadecimal) but gains an ability to write applications programs which can be modified by the state of these input switches.

With these considerations in mind, the front panel design was firmed up as a starting point for the processor. I then started to work on the detailed logic design of what came to be called Kompuutar in my lexicon. After a month's work, I realized that the

front panel logic was going to contain nearly 220 TTL integrated circuits if I implemented it with a conventional logic design. After that false start, I thought about a simplification made possible by a read only memory program, or "firmware" as it is sometimes called. I could replace most of the front panel logic with a program burned into a single read only memory integrated circuit. With a PROM program and 16 bytes of volatile programmable memory, the 6502 processor itself would operate the front panel of the system. The integrated circuit count for the front panel including the programmable read only memory and 16 bytes of volatile solid state memory was now reduced to just over 50 packages

#### System Design Philosophy

During the process of designing the front panel, I worked out a total system

Address Range Type of Hardware Usage of Region 0000 to 3FFF Volatile programmable This is the general programmable memory region for user applications programs. Locations 0000 to 01FF are dedicated to scratch pad and stack use by the architecture of the 6502 processor. This region is reserved for 12 K of general user memory expansion.
When the TIM monitor interface card is in 4000 to 6FFF Unimplemented 7000 to 73FF TIM read only memory the system, this area is reserved. 7400 to 7FFF Unimplemented Current accumulator value maintained by 8000 Scratch pad memory with external visibility front panel service program Current X register value Scratch pad memory with external visibility 8001 8002 Current Y register value Scratch pad memory with external visibility
Scratch pad memory with
external visibility 8003 Current processor flag values 8004 Scratch pad memory Scratch pad memory with external visibility Current stack pointer value 8006 Scratch pad program begins here Scratch pad 8007 to 8008 Current address register value, displayed through locations 8014 and 8015 Scratch pad program area Scratch pad memory with external visibility 8009 to 800C 800D Current data at memory location in address register locations 8007 to 8008 800E-800F Scratch pad Read only data input Read only data input Front panel request register (see table 3) Low order address and data switch regist Read only data input High order address switch register Write only display Write only display Write only display Flag data latch and binary display Low order address display latch High order address display latch 8013 8014 8015 801F Idle command address References cause processor to idle 8020 to 80FF Peripherals Unimplemented hardware device addresses 8100 to EFFF F000 to FDFF Unimplemented Programmable read only This area is expected to be used by interrupt service routines, utility subroutines and the like, programmed into read only memory parts. This region is allocated to the firmware memory allocations for systems programs FE00 to FFFF Read only memory which controls the front panel. The 6502's interrupt vectors are programmed into the last portion (see listing 1).

Table 2: A memory allocation map for Kompuutar. When interfacing both peripherals and programming to a single memory address space, it helps to make a memory map to keep track of allocations.

design philosophy which goes like this:


- There would be a central processing unit and peripherals. The peripherals would be interfaced to the processor with a minimum of hardware by using memory address interfaces wherever possible.
- The system would be modular. A common backplane would be defined. Each module would be connected to the other modules through this backplane. Each socket on the backplane would be wired pin by pin to every other socket on the backplane.
- An address allocation map for the system would be defined. This would define addresses for hardware (peripherals), firmware (read only memory programs) and main programmable memory use.

The front panel design I had already created follows the first point of this philosophy quite well. It has several separate peripherals. Some are input devices, some are output devices, and some are a combination of both functions. Each is interfaced as a memory address and operated by firmware with a minimum of supporting hardware. Details of front panel operation will be discussed a little later in this article.

The physical arrangement of the design implements the details of the second point in the philosophy. The front panel assembly is connected to the top of a Vector prototyping card which contains the programmable read only memory with the front panel servicing routines. This card in turn plugs into the backplane bus which is implemented with a Vector card cage and edge connectors. By pulling the front panel card out of the backplane, the Kompuutar system can be isolated from the front panel completely. Similarly, the rest of the Kompuutar system is fabricated on Vector 3662 cards. Each card module contains one complete section of the system. These modules include the central processing unit card with the 6502 and bus interfacing chips, and a terminal interface card. Eventually 8 K byte programmable (volatile) memory cards will be part of the system. The cage I used has room for eight memory cards for a total of 64 K bytes. Since the backplane is wired from pin to corresponding pin of each socket, the cards can be placed in any available socket in the card cage. Table 1 shows the definitions of all the bus pins. In developing the system, I used an extender card plugged into the backplane so that I could have access to the various modules with an oscilloscope probe.

The third part of the design philosophy

Photo 2: The reverse side of the front panel assembly for Kompuutar. The various switches, indicators and the front panel electronics board are seen in this picture. The P2-J2 cables run to the front panel interface module at right.



was implemented by picking address allocations. (See table 2 for a detailed list of the allocations.) I decided early in the project that 16 K bytes of memory would be a good start for general programming uses. I had to allocate this volatile user oriented programmable memory, as well as all the addresses for peripheral hardware and "firmware" read only memory programs. The address range of the 6502 is from 0 to 65,535 (0000 to FFFF in hexadecimal). Since the architecture of the chip itself uses addresses 0000 to 01FF for dedicated functions which must be in programmable memory, I assigned the 16 K byte block of main memory to the lowest part of the addressing range, from hexadecimal 0000 to 3FFF. I was interested in the possibility of occasionally using the MOS Technology TIM monitor, so I reserved locations 7000 to 73FF for use by that program's read only memory. I allocated the control panel scratch memory and peripheral ports starting at address 8000 hexadecimal, with the addresses starting at 8020 reserved for general peripheral use as I expand the system. At the end of the address range, I reserved the 4096 bytes from addresses F000 to FFFF for read only memory containing various systems routines. The high end of this range is reserved for the control panel support program and the interrupt vectors of the MOS Technology 6502 design.

#### Backplane

The backplane of the card cage (see table 1) carries the address bus, the bidirectional data bus, six vectored interrupt lines, and other functional signals as detailed in table 1. All signals that pass through the backplane are interpreted to be logical 1 or "true" in a low voltage (TTL 0) state. A high voltage (TTL 1) state is interpreted as a logical 0 or "false" state. Each module which connects to the backplane uses TTL inverting buffer circuits for signals sent or received. The +5 V (VCC) and ground (GND) connections are arranged on the card edge connectors such that by plugging a module into the backplane upside down, polarity to the card will not be reversed. This simple arrangement eliminates the need for keying the cards; while it prevents physical destruction of the card due to inadvertent reversal of orientation, 'the system should not, of course, be expected to work with one or more cards reversed relative to the balance of the cards in the system.

The vectored interrupt lines of the backplane are defined by some logic implemented on the central processing unit card (see figures 3). This card contains logic necessary to cause hardware vectoring of interrupt levels to one of the six possible interrupt service routines. The vectoring

Table 3: Control request word layout. The control request word, located at address 8010 in memory address space, is an input to the processor with this format. It is used by the front panel service program of listing 1 to govern the operation of the panel based on settings of various switches.





Photo 3: The front side of the backplane framework with card guides. This picture shows the front panel interface module at the left, the central processor module, a gap of several card slots, then the TIM interface module's edge with cables dangling.



is accomplished by using the selected service routine address for the interrupt vector requested by the 6502 processor during its interrupt sequence. The service routines are assumed to reside in programmable read only memory chips located in a separate module elsewhere on the backplane bus. The processor hardware also incorporates a priority arrangement of these six interrupts. Thus when two interrupts occur simultaneously the system has no problem: the higher priority one is serviced first. This becomes important when several interrupt driven peripherals are used with the system. An automatic reset function initializes the system when power is turned on, a separate interrupt for the 6502 which is supported on the processor board.

As an alternative to the front panel logic, the memory map of table 2 shows allocations for the MOS Technology TIM monitor integrated circuit, MCS6530-004. This "Terminal Interface Monitor" allows the user

to use an ASCII serial device such as a Teletype or other terminal. In making a board to support TIM, I also included an 8 bit parallel interface to allow the possibility of using a high speed paper tape reader with Kompuutar. Details of the TIM module are shown in figures 4.

#### Front Panel Logic

Getting into more of the details of the system, I'll concentrate mainly on the place where I started my design, the front panel. The front panel logic is composed of input devices, output devices, 16 bytes of scratch pad memory, logic of the ready and nonmaskable interrupt timing, address decoders, switch debouncers, a data bus multiplexer, command encoder, line buffers and the control program in a programmable read only memory. The overall design of the front panel is found in figure 1, with details spread out in figures 1.1 thru 1.9. Photos 1 and 2 give further details.

There are four input sources of data in the front panel design. Each source is selected by the address decoding logic, which in turn allows the proper source to be input through the data bus multiplexer. The first source of input is the control request register. This source carries data from the command encoder, the flag selection switch, the flag modification switch and the register load switch. Table 3 shows the bit assignments of this source, which is located at hexadecimal address 8010 in memory address space.

The second source of input is the low

Text continued on page 112

Wire	Logic Diagram Mnemonic	Description	Wire	Logic Diagram Mnemonic	Description
1 to 4	+5 V	voltage source	21	X800X	
5	D0	1	22	X800F	\ address selection
6	D1	data bus lines	23	X8013	lines
7	D2	ada bus imes	24	X8014	
8	D3		25	SEL 1	( multiplexer select
8 9	Φ1 CLK	phase 1 clock	26	SEL 2	) lines
10	Φ2 CLK	phase 2 clock	27	BSOUT	multiplexer disable
11	IRQX	any interrupt pending	28		
12	A3	address bus line	29	X8015	)
13	D4	1	30	XFEEA	address selection
14	D5		31	X801F	) lines
15	D6	data bus lines	32	_	_
16	D7	1	33		_
17	A2	<b>\</b>	34	REST	front panel reset
18	A1	address bus lines	35	RDY	ready
19	A0	1	36	NMI	nonmaskable interrupt
20	R/W	read/write	37 to 40	GND	ground

Table 4: Wiring list for the J2-P2 cable. This cable runs from the front panel interface board in the card cage to the front panel assembly, as seen in photos 2 and 3. [In the author's version of Kompuutar, the wiring was direct without use of a plug and jack; in order to simplify nomenclature in presenting the article, we've used a numerical indentification of signal paths as if a 40 wire cable and connectors had been used . . . CH/




Figure 1: Block diagram of Kompuutar's front panel logic. The Kompuutar design uses a read only memory program to manipulate the contents of memory interactively using function switch inputs and solid state display outputs. This diagram serves as a functional road map to the various components of the display and its interface board.




Figure 1.1: Switch debouncing logic. This is a detail logic diagram suitable for construction of Kompuutar. As in all the logic of this design, all resistors are 1/4 W unless otherwise noted, and standard TTL integrated circuits are used for miscellaneous functions. Debouncing is done with set-reset flip flops contained in the 74279 part, which we have noted in the discrete logic form internal to dotted lines. The flip flops can be wired out of gates (7400, 7410) if desired, should the 74279 be unavailable in the builder's parts bin. Integrated circuit power wiring for the entire design is summarized by IC number in table 5.

Figure 1.2: Flag selection switch. The control panel service program of Kompuutar uses the binary encoded 3 bit value on the output of this switch to determine which processor flag is to be set or reset using an appropriate function selection. This switch is a rotary switch which has three poles and eight positions.




Figure 1.3: Front panel data entry switches. The entry of static data is accomplished by 16 toggle switches. These switches are connected to either logical 1 (+5 V through a 1 K resistor) or logical 0 (ground).





Figure 1.4: Display data selection switch. The control panel service program uses the binary encoded 4 bit value on the output of five possible words for default display from the control panel scratch pad located at addresses 8000 to 800F. The five addresses selected are for the accumulator (0), X index (1), Y index (2), stack register (5) or data register (D).






Figure 1.5: Control logic for front panel functions. This logic generates the function request code (read from address 8010 bits 0 to 2), and controls the NMI line of the 6502 to implement single step execution of the processor.




Figure 1.6: Data source multiplexer and bus interface. The sources of data read from the front panel logic are four: the two 8 bit data entry switch registers of figure 1.3, the 8 bit control request word from figure 1.5, and the output of the scratch pad programmable memory (lines labeled "RAM") from figure 1.7. These are selected by a 2 bit addressing code generated on the front panel interface board of figures 2.

order byte of the data entry switches. The eight toggle switches of this switch register are used to enter a byte into the data bus or into the least significant byte of the address register which is maintained by the control panel program in its scratch pad. These toggle switches are located at address 8011 in memory address space.

The third source of data for the control panel program is the set of toggle switches which define the most significant byte of an address. These eight switches are located at address 8012, and are only used for address inputs.

The last source of data is the output of the 16 byte scratch pad memory in the control panel. The scratch pad responds to addresses 8000 thru 800F.

The address decoding logic is found in figure 2.1. The outputs of this decoding logic include miscellaneous individual address selections, plus the selection signals which are used to control the data input multiplexer found in figure 1.6. The selection signals are generated by the priority encoder IC35, and are used to pick one of the four sources for routing to the bus interface gates IC73 and IC74. These gates connect to the backplane data bus from the front panel via P2's connecting cable between the front panel and the front panel interface board.

The front panel also includes several possible outputs for data. In addition to the input possible from the scratch pad, the processor can address and write data to the scratch pad in any one of the locations 8000 to 800F. The actual contents of the data in the scratch pad can be displayed for addresses 8000, 8001, 8002, 8003, and 800D by moving the rotary switch S24. This switch (see figure 1.4)





Figure 1.7: Front panel scratch pad programmable memory. The front panel implements a 16 byte scratch pad programmable memory at addresses 8000 to 800F. This memory is used for data storage and for storage of a scratch pad program segment which is modified during execution of the front panel service routines.








Figure 1.8: Displays. The front panel displays are detailed here: (a) is the output latch used to drive LED indicators for the eight flag bits, located at hexadecimal address 8013. At (b) are the four digits of hexadecimal address lamp display, addressed at locations 8014 and 8015. These displays incorporate latching logic as well as the needed decoding of 4 bit hexadecimal patterns into an array of LED dots. And at (c) are two miscellaneous indicators for the front panel.





defines an address value which is presented to the 7489 scratch pad memories IC61 and IC63 by 74157 multipelexer IC62 when the scratch pads are not being referenced by the processor. Since the control panel program references the scratch pad only occasionally, the normal state is an address selected by S24 determining which of the five scratch pad locations is seen in the display lamps for scratch pad data. Thus the scratch pad memory has several potentially visible bytes of memory address space and acts as an output device.

A second output device is an 8 bit data latch whose outputs activate eight discrete LED devices. This device, located at address 8013 in memory address space, is used to display the processor's status register bits. The front panel control program is responsible for maintaining current information in this display (as is the case with all the display outputs).

Address display information is latched into four digits of hexadecimal display provided by Hewlett-Packard HP5082-7340 parts, IC65, IC66, IC67 and IC68 in figure 1.8b. Each of these displays has a built-in 4 bit data latch which retains information defined by writing to the memory locations 8014 (low order) and 8015 (high order).

Two miscellaneous indicators are also included in the design. These single bit LED displays are connected to the processor's ready (RDY) and main interrupt (IRQ) lines. The RUN indicator lights

#### Text continued on page 119

Figure 1.9: Front panel mechanical layout. This is a detail drawing to scale of the physical layout of the front panel as seen in the photographs, along with the front panel electronics board which is mounted on standoffs behind the panel.

#### NOTES:

- All ICs except locations E1 and E2 are Texas Instruments SN74XXX series TTL logic. E1 and E2 are three-state bidirectional bus drivers
- made by National. Switches S1 thru S6 are Alco model
- made by National.


  2. Switches S1 thru S6 are Alco model MTF-206SA.

  3. Switches S8 thru S23 are Alco model MTF-106D.

  4. Switch S7 is a Centralab model PA-2009 rotary.

  5. Switch S24 is a Centralab model PA-2011 rotary.

- Switch SZ4 is a Centralay insolution.
   RD, ID, DD0 to DD7 and SD0 to SD7 are discrete LED displays. HP model 5082-4860.
   X1-X4 are dot matrix hexadecimal LED displays. HP model 5082-7340.
   All pull up resistors shown on schematics in conjunction with front panel switches are mounted on those switches.



up when the machine is in the run mode, and the interrupt indicator remains lit while an interrupt is pending. Interrupt control logic is contained in the devices requesting an interrupt, with the processor's priority encoder defining the backplane signal IRQX (backplane pin 12) which indicates that some interrupt is pending (and also signals the processor through its IRQ input, pin 4.) Thus when interrupt driven IO is used, the interrupt indicator lamp will flicker if appreciable interrupt processing wait states occur as various devices request attention.

#### Other Front Panel Functions

The front panel logic includes logic of the ready (RDY) and nonmaskable interrupt (NMI) timing, shown in detail in figure 1.5. These lines are used to generate signals which affect the processor in a manner very similar to interrupts. The HALT and single STEP switch are used to generate signals for these lines. This timing logic causes the 6502 processor and its control program to implement fairly conventional single stepping and program halt or restart functions. HALT or STEP switches are used to cause the processor to complete the present instruction, then execute one more instruction. Any other switch activated on the front panel causes this logic to allow the processor to complete only its present instruction. The hardware protocol of this logic locks out all front panel functions when the processor is running, except for the HALT switch.

The front panel's interfaces to human fingers are through various function switches. These switches are debounced using set-reset flip flops which come four to a package in the 74279 part. The debouncing logic guarantees that only one pulse is received for each activation of a switch.

#### Getting Kompuutar Into Operation

The operation of the front panel's control logic with respect to the actual processor

Figure 2.2: Buffering of processor control signals at the front panel interface module.




Figure 2.1: Front panel interface module address decode logic. This logic decodes the several addresses in the 8000 to 801F range which are used by the front panel design of Kompuutar. Since 3 bit decoders are used, octal intermediate terms are used to symbolize the outputs of the 74138s prior to logical sums performed by the 74260 OR gates. Outputs of the circuit are discrete select lines for several addresses, plus two source selection lines for the data bus input multiplexer of figure 1.6.

can be illustrated by walking verbally through a typical sequence of operations. First, let's assume that the machine is in RUN mode, which is indicated by a low level on the output of the execution state flip flop, IC49b pin 9. This is the normal situation for a fully executing 6502 program contained in the system's main program-

mable memory region. Next, press the front panel's HALT switch, S1. Upon release of the HALT switch the debounce logic completes one HALT pulse which is processed by the command encoding logic of figure 1.5. When the HALT line makes





Figure 2.3: Pull up resistors for backplane address lines, and inverting receivers for local use in the front panel interface.



the front panel monitor program of listing 1 and responds to addresses FEO0 thru FFFF in memory address space using decoding in the figure. Output is directly to the data bus, which is also connected to the backplane and to the front panel assembly.

Figure 2.5: Mechanical layout of the front panel interface module. This board is built on a standard Vector Electronic Co prototyping card, and plugs into the 44 pin backplane connector (two sides with 22 pins each).

#### VECTOR BOARD 3677-2





Figure 3.1: Processor module diagram. The 6502 processor module contains the 6502, its data bus and address bus buffering logic, and logic of the priority interrupt structure which substitutes one of six interrupt vector addresses on the low order address lines based on the priority of an interrupt. This overrides the processor generated address of FFFE or FFFF for an interrupt via the IRQ input. IRQ interrupt vectors are located at addresses FFE4 to FFEE in memory address space, with six priority levels. Note that the BRK instruction maps to vector FFE0 (see listing 1).



its rising transition at the end of the pulse, the state of the execution state flip flop changes, causing the halt mode to be entered.

The logic which drives the RDY and NMI lines is responsible for assuring that the processor runs one extra instruction before dropping off into a halt. The process of going into a halt is accomplished through the nonmaskable interrupt. A halting of the

user program really means return to the front panel control program through the NMI signal generated here, so that the front panel control program can use the register information stacked up during the interrupt to update the external displays.

After such a halt, the front panel address display shows the location of the next instruction which can be executed in the program just halted. By setting the data display




Figure 3.2: Processor module mechanical layout. This map shows placement of the processor integrated circuits on a Vector prototyping card.




Figure 4.1: TIM interface module details. The MOS Technology TIM monitor program resides in a single MCS6530 ROM and peripheral interface circuit. The TIM interface module allows Kompuutar to be used with any serial terminal.




Figure 4.2: TIM interface module mechanical layout. This shows the physical arrangement of the wire sockets used to implement the TIM terminal interface for Kompuutar.

selection switch to point to the DATA position, the contents of memory at this location are displayed, having been transferred to the front panel scratch pad location 800D by the service program during the halt operation. At other positions of the switch, it is possible to view copies of the X register, Y register, accumulator A or the stack pointer register. The current contents of the processor status register are shown in the eight

discrete LED outputs at location 8013 in memory address space.

If it is desired to modify a status flag, the flag select switch can be rotated to the desired bit, and the flag set or flag reset function be used to alter the flag state. If desired, memory can be examined or altered using the deposit, deposit next, examine or examine next routines activated by appropriate panel switches. Pressing RUN con-

Central Processor Module Integrated Circuits    A0			rcuits	sembly Ci	Panel Ass	Front						
Central Processor Module Integrated Circuits	Map Location i GND Figure 1.9	GND	+5 V		Type	IC						
Central Processor Module Integrated Circuits	D5	0	16			40						
Central Processor Module Integrated Circuits		8										
Map Location in									Circuite	. Intogrator	al December Made	C
Map Location in									Circuits	e integrated	ai Processor iviodu	Centr
Type												
MSC6502												
1 MSC6502 8 1, 21 A3, 4, 5 47 7400 14 2 74121 14 7 87 87 48 7404 14 3 7402 14 7 C7 49 7474 14 4 7414 14 7 C6 50 50 74148 16 8 5 DM8835 16 8 C4 52 7400 14 8 7416 14 7 D6 53 74110 14 9 74148 16 8 D4 55 7474 14 10 7416 14 7 B2 56 74197 14 11 74260 14 7 C3 57 7416 14 11 74260 14 7 B3 57 7416 14 11 74260 14 7 B3 57 7416 14 11 74260 14 7 B3 57 7416 14 11 7416 14 7 B3 57 7416 14 11 74260 14 7 C2 59 74197 14 115 74157 16 8 D2 61 74197 14 116 7417 14 7 B3 60 7416 14 117 7404 14 7 B3 60 7416 14 118 7416 14 7 B3 60 7416 14 119 7416 14 7 B3 60 7416 14 119 7416 14 7 B3 60 7416 14 110 7416 14 7 B3 60 7416 14 111 74260 14 7 C2 59 74197 14 112 7416 14 7 B3 60 7416 14 113 74260 14 7 B3 60 7416 14 115 74157 16 8 D2 61 7489 16 8 116 7417 14 7 B5 62 74197 16 117 7404 14 7 B5 63 7489 16 118 Intel3624-4 22, 24 12 A2 73 DM8835 16 118 Intel3624-4 22, 24 12 A2 72 74153 16 119 7414 14 7 D2 73 DM8835 16 110 7414 14 7 D2 73 DM8835 16 110 7414 14 7 D2 73 DM8835 16 111 7438 16 8 C1 111 7438 16 8 C1 112 7418 16 8 C1 113 74260 14 7 B3 76 LM1489 14 — 7 114 7420 14 7 C6 115 74138 16 8 C1 117 74260 14 7 B3 76 LM1489 14 — 7 118 74138 16 8 C1 119 74148 16 8 C1 119 74149 14 7 C6 119 7414 14 7 D6 120 7414 14 7 D6 131 74260 14 7 B3 76 LM1489 14 — 7 140 74260 14 7 B3 76 LM1488 — 14 1 7 15 74260 14 7 B3 76 LM1488 — 14 1 7 15 74260 14 7 B3 76 LM1488 — 14 1 7 15 74260 14 7 B3 76 LM1488 — 14 1 7 17 74260 14 7 B3 76 LM1488 — 14 1 7 18 74260 14 7 B3 76 LM1488 — 14 1 7 18 74260 14 7 B3 76 LM1488 — 14 1 7 18 74260 14 7 B3 76 LM1488 — 14 1 7 18 74260 14 7 B3 76 LM1488 — 14 1 7 18 74260 14 7 B3 76 LM1488 — 14 1 7 18 74260 14 7 B3 76 LM1488 — 14 1 7 18 74260 14 7 B3 76 LM1488 — 14 1 7 18 74260 14 7 B3 77 MCS6530 20 — 1								Figure 3.2	GND	+5 V	Type	IC
2 74121 14 7 87 87 48 7404 14 14 7		7										
3         7402         14         7         C7         49         7474         14         14         7         C6         50         74148         16         8         C5         51         7474         14         6         DM8835         16         8         C5         51         7474         14         7         7404         14         7         C1         53         7410         14         7         7404         14         7         D6         54         7400         14         9         7418         16         8         D4         55         7474         14         14         9         7418         16         8         D4         55         7474         14         14         17         B2         56         74197         14         11         7416         14         7         C3         57         7416         14         17		7										
4 7414 14 7 C6 50 74148 16 8 C5 51 7474 14 14 7 C6 6 DM8835 16 8 C5 51 7474 14 14 7 7404 14 7 C1 53 7410 14 7 7416 14 7 C1 53 7410 14 7 7416 14 7 C3 57416 14 7 C3 57416 14 7 C3 57416 14 7 C3 57416 14 7 C1 53 7410 14 7 C1 7416 14 7 C1 7416 14 7 C2 59 74197 14 11 74260 14 7 C2 59 74197 14 15 74157 16 8 D2 61 74157 16 8 D2 74157 16 B2 74		7										
5         DM8835         16         8         C5         51         7474         14         7400         14         7400         14         7400         14         7400         14         7400         14         7400         14         7400         14         7400         14         7400         14         7400         14         7410         14         75         7410         14         7410         14         7410         14         7416         14         7         82         56         74197         14         14         14         7         14         14         7         14         14         7         14         14         7         14         14         7         14         14         7         14         14         7         14         14         7         14         14         14         7         14         14         14         14         7         14         14         14         14         14         14         14         14         14         14         14         14         14         14         14         14         14         14         14         15         7416         14         14		7										
6 DM8835		8	16		74148	50				14	7414	4
7 7404 14 7 C1 53 7410 14 7	' F5	7	14		7474	51		C5	8	16	DM8835	5
7 7404 14 7 C1 53 7410 14 7 8 7416 14 7 D6 54 7400 14 9 74148 16 8 D4 55 7474 14 14 14 7 B2 56 74197 14 14 14 7 12 7416 14 7 B1 58 7400 14 14 14 14 14 7 B1 58 7400 14 14 14 14 14 14 14 14 14 14 14 14 14		7 .	14		7400	52		C4	8	16	DM8835	6
8 7416 14 7 D6 54 7400 14 14 14 14 7 D2 73 DM8835 16 18 114 18 16 8 C2 74138 16 8 C1 2 7418 16 8 C2 74138 16 8 C3 C4	F3	7	14		7410	53		C1	7	14	7404	
9 741 48 16 8 D4 55 7474 14 14 10 7416 14 7 B2 56 74197 14 11 74260 14 7 C3 57 7416 14 7 11 74260 14 7 C3 57 7416 14 14 7 12 7416 14 7 B1 58 7400 14 14 7 15 7416 14 7 D3 60 7416 14 7 15 7415 16 8 D2 61 74197 16 8 16 7417 14 7 B5 62 74187 16 8 16 7417 14 7 B5 63 7489 16 8 16 7416 17 7404 14 7 B5 63 7489 16 8 16 8 17 7416 14 7 16 8 16 8 17 7416 14 7 16 8 16 8 17 7416 14 7 16 8 16 8 17 7416 14 7 16 8 16 8 17 7416 14 7 16 8 16 8 17 7416 14 7 16 8 16 8 17 7416 14 7 16 8 17 7416 14 7 16 8 17 7416 14 7 16 8 17 7416 14 7 16 8 17 7416 14 7 16 8 17 7416 14 7 16 8 17 7416 14 7 16 8 17 7416 14 7 16 8 17 7416 14 7 16 8 17 7416 14 7 16 8 17 7416 14 7 16 8 17 7416 14 7 16 8 17 7416 14 7 16 8 17 7416 14 7 16 8 17 7416 14 7 16 8 17 7416 14 14 7 16 8 17 7416 14 14 7 16 8 17 7416 14 14 7 16 8 17 7416 14 14 7 16 8 17 7416 14 14 7 16 8 17 7416 14 14 7 16 8 17 7416 14 14 7 16 8 17 7416 14 14 7 16 8 17 7416 14 14 7 16 8 17 7416 14 14 7 16 8 17 7416 14 14 7 16 8 17 7416 14 14 7 16 8 17 7416 14 14 7 16 8 17 7416 14 14 7 16 8 17 7416 14 14 7 16 8 17 74 17 17 17 18 16 16 16 16 16 16 16 16 16 16 16 16 16	C5	7	14		7400			D6	7	14		
10 7416 14 7 B2 56 74197 14 14 14 7 C3 57 7416 14 14 14 7 C2 57 7416 14 14 14 7 C3 7415 16 8 17 74 17 7415 16 8 17 74 17 7415 16 16 17 74 17 7415 16 17 74 17 7415 16 17 74 17 7415 16 17 74 17 7415 17 17 17 17 17 17 17 17 17 17 17 17 17		7	14									
11 74260 14 7 C3 57 7416 14 14 14 7 B1 58 7400 14 14 113 74260 14 7 C2 59 74197 14 14 14 7 15 60 74153 16 8 16 8 10 7415 16 8 10 7 7415 16 8 17 7416 14 7 85 16 8 17 7416 14 7 85 16 8 17 7416 14 7 85 16 8 17 7416 14 7 85 16 8 17 7416 14 7 85 16 8 17 7416 14 7 85 16 8 17 7416 14 7 85 16 8 17 7416 14 7 85 16 8 17 7416 14 7 85 16 8 17 7416 14 7 85 16 8 17 7416 14 7 85 16 8 17 7416 14 7 85 16 8 17 7416 14 7 85 16 8 17 7416 14 7 85 16 8 17 7416 14 8 17 8 16 8 17 8 17 8 17 8 16 8 17 8 17		7										
12		7										
13 74260 14 7 C2 59 74197 14 14 7410 14 7 D2 73 DM8835 16 18 17458 16 8 C2 74138 16 8 C1 2 T4188 16 8 C2 74138 16 8 C3 C4		7										
14		7										
15 74157 16 8 D2 61 7489 16 8 16 7417 14 7 E2 62 74157 16 8 16 7417 14 7 E2 62 74157 16 8 16 7417 14 7 E2 62 74157 16 8 16 8 17 7404 14 7 B5 63 7489 16 8 65 HP-5082-7340 7 6 66 HP-5082-7340 7 6 66 HP-5082-7340 7 6 66 HP-5082-7340 7 6 67 HP-5082-7340 7 6 6 8 HP-5082-7340 7 6 HP-5082-7340 7 7 HP-5082-7340 7 1 HP-5082-7340 7 HP-5082-7340 7 1 HP-5082-7340 7 HP-5082-7340 7 HP-5082-7340 7 HP-5082-7340 7 HP-5082-		7										
16		8										
17 7404 14 7 B5 63 7489 16 8 64 7416 14 65 HP-5082-7340 7 66 HP-5082-7340 7 66 HP-5082-7340 7 66 HP-5082-7340 7 67 HP-5082-7340 7 67 HP-5082-7340 7 67 HP-5082-7340 7 68 HP-5082-7340 7 7 68 HP-5082-734												
Front Panel Interface Module Circuits    Map Location in   69   74153   16   8	C3	8										
Front Panel Interface Module Circuits    Map Location in   69		8						B5	7	14	7404	17
Front Panel Interface Module Circuits    66		7										
Front Panel Interface Module Circuits    Map Location in   69		6										
Map Location in   69		6										
Map Location in   69   74   153   16   16   16   17   17   17   17   17		6							its	dule Circui	Panel Interface M	Front
Type		6										
71 74153 16 18 Intel3624-4 22, 24 12 A2 72 74153 16 18 19 7414 14 7 D2 73 DM8835 16 18 19 7414 14 7 D4 74 DM8835 16 18 19 7414 14 7 D6 74 DM8835 16 16 18 18 18 18 18 18 18 18 18 18 18 18 18		8						Map Location in				
71 74153 16 8 18 Intel3624-4 22, 24 12 A2 72 74153 16 8 19 7414 14 7 D2 73 DM8835 16 8 20 7414 14 7 D4 74 DM8835 16 8 21 7438 14 7 D6 22 7414 14 7 C6 23 7404 14 7 C5 37 7404 14 7 C5 57 TIM Interface Module Circuits 25 74138 16 8 C1 26 74138 16 8 C2 27 74138 16 8 C2 28 74138 16 8 C2 29 74200 14 7 B2 75 LM1489 14 - 7 7 30 74260 14 7 B3 76 LM1488 - 14 1 7 31 74260 14 7 B4 77 MCS6530 20 1		8						Figure 2.3	GND	+5 V	Type	C
19 7414 14 7 D2 73 DM8835 16 8 22 7414 14 7 D6 7418 16 8 C1 74138 16 8 C2 74138 16 8 C3 1C Type +5 V +10 V -10 V G1 8 74260 14 7 B3 76 LM1489 14 - 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7		8	16		74153	71		· ·				
19 7414 14 7 D2 73 DM8835 16 8 12 7414 14 7 D4 74 DM8835 16 8 12 7418 14 7 D6 7414 14 7 D6 74 DM8835 16 8 12 7414 14 7 D6 74 DM8835 16 8 12 7414 14 7 C6 7414 14 7 C6 7414 14 7 C6 7418 16 8 C1 74138 16 8 C1 74138 16 8 C2 74138 16 8 C3 1C Type +5 V +10 V -10 V G1 74138 16 8 C3 1C Type +5 V +10 V -10 V G1 74138 16 8 C3 1C Type +5 V +10 V -10 V G1 74138 16 8 C3 1C Type +5 V +10 V -10 V G1 74138 16 8 C4 74260 14 7 B2 75 LM1489 14 - 7 76 LM1488 - 14 1 7 78 12 77 MCS6530 20 - 7 - 1 18 17 77 MCS6530 20 - 7 -	3 E4	8	16	1	74153	72		A2	12	22 24	Intel3624-4	18
20 7414 14 7 D4 74 DM8835 16 8 21 7438 14 7 D6 22 7414 14 7 D6 23 7404 14 7 C6 23 7404 14 7 A4 24 7420 14 7 C5 TIM Interface Module Circuits 25 74138 16 8 C1 26 74138 16 8 C2 27 74138 16 8 C2 27 74138 16 8 C3 IC Type +5 V +10 V -10 V GI 28 74138 16 8 C4 29 74260 14 7 B2 75 LM1489 14 - 7 30 74260 14 7 B3 76 LM1489 - 14 1 7 31 74260 14 7 B3 76 LM1488 - 14 1 7	B E2	8	16	35	DM883	73						
21 7438 14 7 D6 22 7414 14 7 C6 23 7404 14 7 C5 TIM Interface Module Circuits 24 7420 14 7 C5 TIM Interface Module Circuits 25 74138 16 8 C1 26 74138 16 8 C2 27 74138 16 8 C2 28 74138 16 8 C2 29 74138 16 8 C3 IC Type +5 V +10 V -10 V GI 28 74138 16 8 C3 29 74260 14 7 B2 75 LM1489 14 - 7 7 30 74260 14 7 B3 76 LM1488 - 14 1 7 31 74260 14 7 B4 77 MCS6530 20 1		8	16									
7414 14 7 C6 7414 14 7 C6 7414 14 7 A4 7420 14 7 C5 TIM Interface Module Circuits 74738 16 8 C1 74738 16 8 C2 74738 16 8 C3 IC Type +5 V +10 V -10 V GI 74738 16 8 C3 IC Type -7 V +10 V -10 V GI 74738 16 8 C3 C4 74738 16 8 C3 C4 74738 16 8 C4 75 LM1489 14 7 76 LM1488 - 14 1 7 77 MCS6530 20 1			17		J							
23 7404 14 7 A4 24 7420 14 7 C5 TIM Interface Module Circuitş 25 74138 16 8 C1 26 74138 16 8 C2 27 74138 16 8 C2 28 74138 16 8 C3 IC Type +5 V +10 V -10 V GI 28 74138 16 8 C4 29 74260 14 7 B2 75 LM1489 14 7 30 74260 14 7 B3 76 LM1488 - 14 1 7 31 74260 14 7 B4 77 MCS6530 20 1												
24     7420     14     7     C5     TIM Interface Module Circuits       25     74138     16     8     C1       26     74138     16     8     C2       27     74138     16     8     C3     IC     Type     +5 V     +10 V     -10 V     GI       28     74138     16     8     C4       29     74260     14     7     B2     75     LM1489     14     -     -     7       30     74260     14     7     B3     76     LM1488     -     14     1     7       31     74260     14     7     B4     77     MCS6530     20     -     -     1												
25 74138 16 8 C1 74138 16 8 C2 77 74138 16 8 C3 IC Type +5 V +10 V -10 V GI 28 74138 16 8 C4 29 74260 14 7 B2 75 LM1489 14 7 30 74260 14 7 B3 76 LM1488 - 14 1 7 31 74260 14 7 B4 77 MCS6530 20 1												
26 74138 16 8 C2 27 74138 16 8 C3 IC Type +5 V +10 V -10 V GI 28 74138 16 8 C4 29 74260 14 7 B2 75 LM1489 14 7 30 74260 14 7 B3 76 LM1488 - 14 1 7 31 74260 14 7 B4 77 MCS6530 20 1				its	ule Circuit	rrace iviod	1 HVI I					
27     74138     16     8     C3     IC     Type     +5 V     +10 V     -10 V     GI       28     74138     16     8     C4       29     74260     14     7     B2     75     LM1489     14     -     -     7       30     74260     14     7     B3     76     LM1488     -     14     1     7       31     74260     14     7     B4     77     MCS6530     20     -     -     -     1												
28 74138 16 8 C4 29 74260 14 7 B2 75 LM1489 14 — 7 7 30 74260 14 7 B3 76 LM1488 — 14 1 7 31 74260 14 7 B4 77 MCS6530 20 — 1	Map Location i											
29 74260 14 7 B2 75 LM1489 14 7 7 7 7 7 7 7 7 7 7 7 7 7 7 8 7 7 7 7	ND Figure 4.2	GND	-10 V	+10 V	+5 V	/pe	IC					
30 74260 14 7 B3 76 LM1488 — 14 1 7 31 74260 14 7 B4 77 MCS6530 20 — 1										16	74138	28
31 74260 14 7 B4 77 MCS6530 20 1	C4		-		14	M1489	75	B2		14	74260	29
31 74260 14 7 B4 77 MCS6530 20 1	C5		1	14	-	W1488	76	B3	7	14	74260	30
	C1			_	20	CS6530	77	B4	7	14		
32 74260 14 7 B5 78 7414 14 — — 7	E6	7			14				7			
33 74260 14 7 B6 79 7404 14 — — 7	E5		_	_								
33 74260 14 7 A7 80 748260 14 — 7	D4		_									
35 74148 16 8 A3 81 7400 14 — — 7	D5											
	E4											
	E1											
	E2											
50 74275 10 0 710	E2 E3											
39 7400 14 7 B1 85 DM8835 16 8	ES	٥			10	W10033	85	ВІ	1	14	7400	39

Table 5: Integrated circuit summary for Kompuutar. This table summarizes the 85 integrated circuits used in Kompuutar, arranged in groupings by the circuit modules of the system. The column labelled "Map Location" identifies the physical position of the circuits on the various boards of the system, as shown in the physical layout diagrams in the figures. Note that the physical layouts represent a good workable arrangement of sockets. There is no logical requirement that the particular map positions used in these diagrams be followed to the letter in another implementation of the system.

Listing 1: The front panel service program. This program is resident in a programmable read only memory part wired for addresses FE00 to FFFF, as shown in figure 2.4. The listing is a symbolic assembly language version of the program combined with the hand assembled object code provided by author Brader. The information at the end of the PROM area includes the interrupt vectors which are implemented in the Kompuutar system.

		Code		Label * PANEL	Op DRIVE	Operand R NONMASI	Commentary  KABLE INTERRUPT	FE93 FE96 FE99 FE99	4C 38	9D	FE	* CONTRO	STA JMP L PAN SEC	HADDR CONTINUE EL MONITOR	[Set carry to indicate end
FE00	8D	00	80	ENTRY PNMI	STA	SVACC	[Save state	FE9A	4C	9E	FE		JMP	SETSTAK -	of monitor);
FE06 FE09	8E 8C	01 02	80		STX	SVX	of processor registers at interrupt]; ATUS & RETURN	FE9D FE9E	18			* BEGIN RO	CLC	IE TO SET UP	[Clear carry to continue monitor]; STACK AND
FE09	68			ADDRE	SS AT	INTERRUPT		FE9E	AD	08	80	TEMPORA	ARILY	LEAVE MON SVADDR+1	IITOR
FE0A	AA			ONSTR	TAX			FEA1	48	07	80	SETSTAK	PHA	SVADDR	
FEOB FEOC	68 A8				PLA TAY			FEA2 FEA5	AD 48				PHA		
FE0E	68			SCRATO	CHPAC	)	DDRESS & STACK IN	FEA6 FEA9	AD 48	03	80		PHA		[Push processor status onto stack];
FEOE FE11	8E 8C	03	80	SAVERET	STX	SVPFLG		FEAA FEAD	AE CA	05	80		LDX	SVSTK	(Subtract 3 from
FE14	8D BA	08	80		STA	SVADDR+1		FEAE FEAF	CA CA				DEX		old stack pointer
FE17 FE18	8E	05	80		STX	SVSTK		FEB0	9A				TXS		to compensate pushes];
FE1B				REGIST	ER	E CONTROL	FUNCTION REQUEST	FEB1	AE	01	80	* RESTORE	LDX	SVX	
FE1B FE1E	AD 0A	10	80		LDA	REQST		FEB4 FEB7	AC AD	02	80		LDX	SVY	
FE1F	OA				ASL			FEBA	8D	0E	80		STA	LSTACC	
FE20 FE21	OA OA				ASL ASL			FEBD	В0	3C			BCS		If carry set, then leave monitor now;
				* ENTER REQUE	PROGR	RAM TREE T	O DECODE & EXECUTE	FEBF				* MANIPUL FOLLOW	ATIO	NS FOR SING	LE STEP CASE
FE22	8D	04	80	doc	STA	SVAAA		FEBF	A9	FF	80	· OLLOW	LDA	#\$FF	
FE25 FE27	A9 2C	20 04	80		BIT	#\$20 SVAAA		FEC1	4D	00			EOR		[Invert old accumulator value];
FE2A FE2C	10 4C	03 7F	FF		BPL	*+5 REGLD	If request greater than 7 then go do register load	FEC4 FEC7	8D A9	00 FF	80		STA	SVACC #\$FF	
FE2F	70	1C			BVS	XHSEE	routine; Else if 4 < request < 7	FEC9 FECC	4D 8D	01 01	80 80		EOR		[Invert old X value];
FE2F	70	10			BVS	XHSEE	then halt, step, examine	FECF	A9	FF			LDA	#SFF	
FE31	DO	0D			BNE	XDDN	or exam next; Else if 2 < request < 3	FED1 FED4	4D 8D	02	80		STA	SVY	[Invert old Y value];
							then deposit or deposit next;	FED7 FED9	A9 4D	FF 05	80		LDA	#\$FF SVSTK	[Invert old stack register
				* CONCL	UDE RI	EQUEST IS O	OR 1	FEDC	8D	05	80		STA		value);
FE33	A9	10			LDA	#\$10	[Set up mask for bit test];	FEDF	A9	FF			LDA	SVSTK #\$FF	
FE35 FE38	2C D0	04 03	80		BIT	SVAAA *+5	Is request 0?	FEE1	4D	0D	80		EOR		[Invert old data register value];
FE3A	4C	99	FE		JMP	EXITCP	If request = 0 then leave	FEE4 FEE7	8D AD	0D 0E	80 80		STA	SVDATA	Restore old accumulator
FE3D	4C	36	FF		JMP	FLAG	control program via normal NMI; If request = 1 then go do	FEEA	40	ÜE.	80		RTI		value]; [Return from interrupt,
				* CONCL	UDE RI	EQUEST IS 2	FLAG function service; OR 3								exiting panel service program];
FE40 FE42	A9	10 04	80	XDDN	LDA	#\$10 SVAAA		FEEB				* LEAVE PA	NEL	SERVICE FOR	R USER NMI SERVICE
FE45 FE47	2C D0 4C	03 29	FF		BNE	SVAAA *+5 DPSNXT	Is request 2? If request = 2 then go do DEPOSIT NEXT	FEEB FEEE	4C	00	F6	LEAVE	JMP SRNM	USRNMI I IS A READ C	ONLY MEMORY INED HERE
FE4A	4C	1E	FF		JMP	DEPOSIT	service; If request = 3 then go do	FEEE FEEE						AINE SERVICE	
FF4D						EQUEST IS 4	DEPOSIT service:	FFFF	AD	11	80	EXAMINE	LDA	DSWLOW	L MOOTHLE
FE4D	DO	0D		XHSEE	BNE	XHLSS	If request = 6 or request =	FEF1 FEF4	8D AD	07 12	80		STA	SVADDR DSWHIGH	
							7 then go do HALT or STEP;	FEF7 FEFA	8D 4C	08 77	80 FE		STA JMP	SVADDR+1 SETTRAP	Go back to display
FE4F	A9	10		* CONCL	LDA	EQUEST IS 4 #\$10	OR 5	FEFD					EXA	INE NEXT SE	routine and exit]; ERVICE ROUTINE
FE51 FE54	2C D0	04	80		BIT	SVAAA *+5	Is request 4?	FEFD	A0	00		* INCREME	LDY	#0 NEXT ADDR	RESS
FE56	4C	FD	FE		JMP	EXMNXT	Is request 4? If request = 4 then go do EXAMINE NEXT;	FEFF FF02	AE E8	07	80	ADVANCE	LDX	SVADDR	
FE59	4C	EE	FE		JMP	EXAMINE	If request = then go do	FF03	8E	07	80				
				* CONCL	UDE R	EQUEST IS 6	EXAMINE; S OR 7	FF06 FF06	EO	00		* CHECK FO	OR OV	#0	
FE5C	A9	10		XHLSS	LDA	#\$10	[Set up mask for bit test];	FF08	FO	0A			BEQ	RAISHI	If low order = 0 then
FE5E	2C	04	80		BIT	SVAAA	Test for odd or even	FFOA		00		* CHECK TO	SEE	IF INITIALIZ	increment high order; ATION NEEDED
FE61	FO	14			BNE	SETTRAP	number]; If request = 7 then skip	FF0A FF0C	C0 F0	00 03 7C		QNEEDINI	CPY BEQ	#0 *+5	
				* CONCL	UDE R	EQUEST IS 6	setup logic;	FFOE	4C	7C	FE		JMP		If Y = 0 then simply execute scratch pad
FE63	40	90		* SET UP	SCRAT	CH PAD INS	TRUCTION SEQUENCE	FF11	4C	77	FE		JMP	SETTRAP	program; If Y = 0 then set up prior
FE63 FE65	8D	8D 09	80		STA	DUMMY2			40	"					to executing again;
FE68 FE6A	A9 8D	0D 0A	80		LDA STA	#\$0D DUMMY3		FF14				ADDRESS			YTE OF CURRENT
FE6D FE6F	A9 8D	80 0B	80		LDA STA	#\$80 DUMMY4		FF14 FF17	AE E8	80	80	RAISHI	LDX INX	SVADDR+1	
FE72	A9	60			LDA	#\$60		FF18 FF18	8E	08	80		STX	SVADDR+1	
FE74 FE77	8D	0C	80	* SET UP	STA	DUMMY5 CH PAD INS	TRUCTION SEQUENCE	FF1E	4C	OA	FF		JMP	QNEEDINI	
FE77 FE79	A9 8D	AD 06	80	SETTRAP	LDA STA	#\$AD DATATRA	[Dummy in an LDA	FF1E FF1E	A9	8D		* DEPOSIT DEPOSIT	SERV	ICE ROUTINE #\$8D	Change scratch pad pro-
	UU	-	55		5.7	2AIIIA	rent address field as its address);	FF20	8D	06	80		LDA STA	#\$8D DATATRAP	gram to store accumu- lator (STA) as its first
FE7C				* ROUTIN	E TO E	XECUTE SC	RATCH PAD PROGRAM								operation];
FE7C	20	06	80	TO SET	UP LAT	TEST SVDAT	ΓΑ VALUE P [Call scratch pad resident	FF23 FF26	AD 4C	11 7C	80 FE		LDA JMP	DSWLOW SETUP	
FE7F	AD		80		LDA	SVPLFG	subroutine);	FF29 FF29				* DEPOSIT		T SERVICE RO	OUTINE
FE82	8D	03 13	80		STA	STATUS		FF29	A9	8D		DPSNXT	LDA	#\$8D	Change scratch pad pro-
	A9	0D 0A	80		LDA STA	#\$0D DUMMY3	[Patch the scratch pad program];	FF2B	8D	06	80		STA	DATATRAP	gram to store accumu- lator (STA) as its first
FE85 FE87	8D						DODECC								
FE87 FE8A	8D		80	* DISPLA	Y THE	CURRENT A	IDDHE55	FF2F	AD	11	80		LDA	DSWLOW	operation);
FE87	AD AD AD	07 14 08	80 80 80	• DISPLA	LDA STA	SVADDR LADDR SVADDR+		FF2E FF31	AD A0	11 AA	80		LDA LDY	DSWLOW #\$AA	(Load Y with any nonzero value, AA in particular);

tinues execution of the program at the currently displayed address.

After building the design, I found a couple of subtle points in the operation of the control panel. The first point to note is that when using the RESET switch, the processor must be in the RUN mode of the RUN versus STEP switch. Second, bit 5 of the status display is useless and unimplemented in the 6502 hardware. The register load switch (REG LOAD) is best used for modifying the contents of the accumulator, index registers, but not the stack pointer. Using the register load switch to modify the stack pointer can result in problems when resuming execution of a program. Once whatever memory loading or register alteration chores required by a program have been accomplished, execution can be resumed using the RUN switch to cause the control panel program to return from interrupt using the register contents stored in the control panel scratch area.

#### A Versatile Configuration

The design of Kompuutar is quite readily adaptable to the 6800 processor as a substitute for the 6502 if personal programming preferences or availability of chips dictates such a switch. The similarities between the two processors are quite extensive, and in fact were the bone of contention of a lawsuit (since settled) shortly after the 6502 came out. At the system level, here are the major differences to be aware of:

- The pinouts of the 40 pin package used for each processor are different, but the signal definitions of NMI, data bus lines, IRQ, reset, address bus, etc, are equivalent
- The 6800 uses four read only memory interrupt vectors at addresses FFF8 to FFFF in memory address space, whereas the 6502 uses only three interrupt vectors; the definitions of the interrupt vectors for reset, nonmaskable interrupt and maskable interrupts are similar.
- The instruction sets differ, so the front panel service programs shown with this article would need to be recoded if a 6800 is used.
- The definition of the clock used by the processor differs in the details of its drive circuit.

STATUS LADDR HADDR

The major features of either a 6502 or 6800 system at the level of the backplane bus defined here would be nearly identical.

FF79	y			
FF59				
FF93				
FF40	bit on? = 0 then			
FF51				
FF56	ag code]; count];			
FF5E				
FF67				
FF67	CE, CHANGE			
FF60	go set flag;			
STA SUPFLG   From mask   Fro	ne flag bit ted mask];			
FF7C	e selected bit			
FF84         A9         AE         LDA #\$AE         [Define LD operation program];           FF86         8D         06         80         STA DATATRAP program];           FF89         A9         FF         LDA #\$FF           FF88         AD         D0         80         EOR SVDATA           FF8E         BD         D0         80         STA SVDATA           FF91         AD         11         80         LDA DSWLOW           FF94         4C         7C         FE         JMP SETUP				
FF89 A9 FF FF88 AD DB 80 EOR SVDATA FF8E BD DB 80 STA SVDATA FF91 AD 11 80 LDA DSWLOW FF94 AC 7C FE JMP SETUP	X as first of scratch pad			
FEAO A2 FE RESET LDV #CE (Initialization of	d:			
FFA2 9A TXS pointer]; FFA3 4C 06 70 JMP TIM [Jump to T on system	IM monitor			
FFE0 00 F0 BRK Instruction vector				
FFE2 XX XX Not used FFE4 00 FC IRQ6 Lowest priority				
FFE6 00 FB IRQ5 FFE8 00 FA IRQ4				
FFEA         00         F9         IRQ3 Interrupt vectors           FFEC         00         F8         IRQ2           FFEE         00         F7         IRQ1 Highest priority				
unused space				
FFFA 00 FE NMI interrupt vector location FFFC A0 FF RESET interrupt vector location FFFE xx xx				
Kompuutar Peripheral and Scratch Pad Data Symbols:  Address Symbol Description				
2000 SVACC Several construction value assessed and				
8001 SVX Saved X Index register value, scratch pad 8002 SVY Saved Y index register value, scratch pad 8003 SVPFLG Saved processor flag register value, scratch pad				
8006 DATATRAP First operation of scratch pad program (absolute through SVADDR)				
8007 SVADDR Low order saved address value, scratch pad prog address for DATATRAP	ıram absolute			
8008         SVADDR+1         High order saved address value           8009         DUMMY2           800A         DUMMY3           800B         DUMMY4           Balance of scratch pad program				
800C DUMMYS				
800D SVDATA Data value at current SVADDR 800E LSTACC Accumulator storage temporary				
800F SVAAA Scratch value 8010 REQST Front panel request input word 8011 DSWLOW Low order data switch register input (data or ad				
information) 8012 DSWHIGH High order data switch register input (address in	lelener.			
8013 STATUS status lamps output 8014 LADDR Low order address display output				

Status lamps output Low order address display output High order address display output