

February 1976

Dear Sir:

Here is our latest newsletter updating you on our activities including new products, more detailed pricing and information on various items raised by our customers over the past few months. We are now delivering TIM chips (MCS6530-004) in volume and a special "ROM-less" MCS6530 (RAM, I/O and timer only, the MCS6530-005) in prototype systems where the mask-programmed ROM is not required.

You have recently received a brochure on our KIM-1 Microcomputer System and we have referenced that offering in both our Price List and Order Form in this mailing. We are indeed gratified by the response to this product by the marketplace.

MOS TECHNOLOGY, INC. continues to deliver the lowest cost and fastest 8 bit Microprocessor on the market. Synertek, our second source, will very shortly be delivering this product as well. We are also delivering 2  $MH_Z$  microprocessors, identifiable on the price list by our "A" suffix.

Included in this newsletter are the following:

- 1. Price List indicating low volume price and delivery of the microcomputer products.
- 2. TIM Program Description providing a basic description of the features found in the pre-programmed MCS6530-004.
- 3. MDT System Description providing a basic description of the Microcomputer Development Terminal. This sophisticated but easy to use system development tool will be available in the second quarter of 1976.
- 4. Handling to prevent static damage some comments regarding recommended care in handling MOS TECHNOLOGY, INC. products.
- 5. Single Cycle/Single Instruction Schematic several of our customers have brought to our attention that our Static Test Control Logic Schematic on page 125 of the Hardware Manual is incorrect. We regret the delays this may have caused any of our customers who attempted to use this circuitry. The enclosed schematic will allow you to perform Single Cycle and Single Instruction executions and should be used in place of that found in the Hardware Manual.

Page 2

- 6. New Order Form
- 7. Discussion of MCS650X Circuit Modifications
- 8. Discussion of Crystal and RC Time Base Generation.
- 9. Listing of MOS TECHNOLOGY, INC. Sales Representatives.
- 10. UCS Timesharing Systems Brochure for the MCS650X product line.

Our next newsletter will introduce some of our new products which will be coming out in the remainder of 1976. In the mean time, we will continue to augment our customer support activities both in the factory and in the field to keep pace with our rapidly growing customer base.

Very truly yours,

MOS TECHNOLOGY, INC.

O Trelity OPL NO

Charles I. Peddle Marketing Director Microcomputers

CIP/nac Encl.

If your name or address is incorrect or if you are receiving duplicate mailings please return this portion with the correct information.

NAME\_\_\_\_\_

COMPANY

ADDRESS	5			

This is a duplicate mailing\_\_\_\_\_



PRICE LIST

#### Availability 1 - 99 100 - 999 PART NUMBER $MCS6501 - 1 MH_z$ \$ 20.00 \$ 18.00 $MCS6502 - 1 MH_z^2$ 25.00 21.00 Off the shelf $MPS6503 - 1 MH_z$ 20.00 18.00 18.00 $MPS6504 - 1 MH_z$ 20.00 $MPS6505 - 1 MH_z$ 20.00 18.00 31.50 MCS6502 A\* 37.50 Off the shelf MPS6503 A 30.00 27.00 27.00 MPS6504 A 30.00 30.00 27.00 MPS6505 A 26.00 Off the shelf MCS6530-004 (TIM) 30.00 (Includes TIM Manual) Off the shelf 16.00 MCS6530-005 18.00 (No ROM Available) MCS6530 - Custom 30.00 26.00 8 - 10 weeks after receipt of order Program\*\* Off the shelf \$245.00/system KIM-1 System

Postage and Handling \$4.50 - Domestic 20.00 - International

\* "A" suffix imples 2 MH<sub>z</sub> product

\*\* Mask tooling for custom programs is \$1,000.00 with a minimum purchase quantity of 50 units. The \$1,000.00 will be refunded if more than 1,000 units of the unique pattern is purchased within the first 12 months.

Questions concerning large volume price and delivery on all products should be directed to Mr. Julius C. Hertsch, Product Manager, MOS TECHNOLOGY, INC. (215-666-7950 x 220).

### MCS6530-004 (TIM)

#### SOFTWARE DEVELOPMENT AID

TIM is the Terminal Interface Monitor program for MOS TECHNOLOGY, INC.'s MCS650X microprocessors. It is supplied in read-only memory (ROM) as part of the MCS6530 multi-function chip. Because the TIM code is non volatile, it is available at system power-on and cannot be destroyed inadvertently by user programs. Furthermore, the user is free to selectively use only those TIM capabilities which he needs for a particular program. Both interrupt types, interrupt request (IRQ) and nonmaskable interrupt (NMI) may be set to transfer control to TIM or directly to the user's program.

TIM communicates with the user via a serial full-duplex port (using ASCII codes) and automatically adjusts to the speed of the user's terminal. Any speed... even non-standard ones...can be accommodated. If the user's terminal has a long carriage return time, TIM can be set to perform the proper delay. Commands typed at the terminal can direct TIM to start a program, display or alter registers and memory locations, set breakpoints, and load or punch programs. If available in the system configuration, a high-speed paper tape reader may be used to load programs through a parallel port on the MCS6530 chip. Programs may be punched in either of two formats -- hexadecimal (assembler output) of BNPF (which is used for programming read-only memories). On loading or modifying memory, TIM performs automatic read-after-write verification to insure that addressed memory exists, is read-write type, and is responding correctly. Operator errors and certain hardware failures may thus be detected using TIM.

TIM also provides several subroutines which may be called by user programs. These include reading and writing characters on the terminal, typing a byte in hexadecimal, reading from high-speed paper tape, and typing a carriage-return, line-feed sequence with proper delay for the carriage of the terminal being used. Program tapes loaded by TIM may also specify a start address so that programs may be started with a minimum of operator action.

TIM is normally entered when a 'BRK' instruction is encountered during program execution. At that time CPU registers are output: \* PC F A X Y S and control is given to the terminal.

Note: PC = Program Counter F = Processor Status Register A = Accumulator X = Index Register, X Y = Index Register, Y S = Stack Pointer

In summary, TIM's features include the following capabilities:

- Self adapting to any terminal speed for 10-30 cps
- Display and Alter CPU registers
- Display and Alter Memory locations
- · Read and Write/Punch hex formatted data

- · Write/Punch BNPF format data for PROM programmers
- Unlimited breakpoint capability
- · Separate non-maskable interrupt entry and identification
- External device interrupts directable to any user location or defaulted to TIM recognition
- · Capability to begin or resume execution at any location in memory
- · Completely protected, resident in Read-Only Memory
- Capability to bypass TIM entirely to permit full user program control over system
- High speed 8-bit parallel input option
- User callable I/O subroutines

The commands used for directing TIM to perform these functions have been held to a minimum. This means that TIM is easily learned and readily remembered. TIM's Command Set consists of:


. R	Display registers (PC, F, A, X, Y, S)
.M ADDR	Display memory (8 bytes beginning at ADDR)
.: DATA	Alters perviously displayed item
.LH	Load Hexadecimal tape
.WB ADDR1, ADDR2	Write BNPF tape (from ADDR1 to ADDR2)
.WH ADDR1, ADDR2	Write hex tape (from ADDR1 to ADDR2)
. G	Go, continue execution from current PC address
.Н	Toggles high-speed-reader option (if its on, turns it off; if off, turns on)

TIM is offered in the form of a 1K x 8 program resident in the MCS6530-004 at a 1 to 99 price of \$30.00

The TIM unit comes with:


1 - MCS6530-004 Multi-function Chip

- 1 TIM Users Manual
- 1 TIM System Schematic



 Note that the TIM as sold consists only of the MCS6530-004 component accompanied by supporting information to build this system

> TYPICAL MINIMUM CONFIGURATION FOR "TIM" SYSTEM



#### MDT 650...THE MICROCOMPUTER DEVELOPMENT TERMINAL

The MDT650 is a high level development tool for modeling new designs. New flexible modular techniques of system verification are provided the user prior to a "hard" finalized design commitment. Fully programmable user control is among the many outstanding features. Interactive design allows the user to assemble programs, debug software with on-line editing capability and, when the design is considered correct, program PROMS. The MDT can be interfaced through the integral keyboard/display or via a port for TTY or higher speed peripherals. The standard resident assembler, in conjunction with systemized option cards for interactive debugging, allow the user to engage this system as a total development tool for preproduction and final production systems.

#### GENERAL SYSTEM DESCRIPTION

The MDT650 series microcomputer development terminal evaluates and debugs the user's programs and system hardware. The unit can be configured to a wide range of design applications. Considerable development time and money may be saved through the unit's unique ability to allow user-system emulation. The MDT650 provides the user a completely separate processor and bus structure to configure his application without regard to memory or executive I/O functions. This eliminates executive overhead time during real time execution...particularly important for interrupt routines.

Two MCS650X series microprocessors are used to control all system functions. Interaction with the MDT650 is normally with the integral keyboard/display. A TTY or other terminal device can also be used. Expandable port configurations are TTL compatible.

The standard MDT650 system allows the user to assign up to 65K of memory as desired (with independent address and data bases). The ROM resident system monitor includes all necessary functions for program loading, debugging, and execution. A resident assembler may be used to assemble machine instructions. Interpretation of machine codes is language to original OP codes, labels and mnemonics. A resident editor provides source language editing capability.

#### HARDWARE FEATURES

Integral Keyboard with separate function keys for control.

Built-in 32 character display.

Terminal inputs for variety of terminals. Selectable BAUD rates of 110, 150, 300, 600, 1200, 2400, 4800 or 9600 are also provided.

Two address traps are provided to halt the user processor on: any address; instruction (operand fetch); read cycle or write cycle

Two scope syncs: address trap sync and instruction fetch (operand)cycle sync.

Single instruction mode with firmware enhancement.

#### HARDWARE FEATURES CONTINUED

Trace stack memory for storing the last 128 machine cycles. (Visually displayed using the disassembler firmware).

Seven board positions provided for user memory, bus light display, I/O or user options such as custom wire wrap boards.

Control firmware for the assembler, disassembler, and test editor that is independent of the user's 65K memory limit.

#### SOFTWARE SUPPORT

The MDT650 software consists basically of three straightforward and highly useful programs: the assembler, the disassembler and the text editor.

The MDT assembler is upwards compatible with the MCS650X Cross-Assembler. Features include:

- Can assemble from source tape or user RAM... eliminates having to feed the source tape through the reader two times.
- Six character labels and symbols.
- Free-form entry of source statements.
- Symbol table output.
- Error flags on listing.
- · Assembled program is user memory ready for execution.
- Paper tape output option compatible with loader

The MDT disassembler commands include:

- Note: For maximum user control, most of the following commands have corresponding function keys provided on the integral keyboard. Additionally, the MDT has function keys to show register, program counter, accumulator, index and status registers, stack pointer, and either trap address; also provided are function keys to alter individual registers...display shows what register is being altered, and a selectable enable/disable switch for TTY printing.
- Display address. 8 bytes are displayed and cursor is positioned at start of first byte to allow it to be altered. If you want to alter, just start typing. The display is automatically changed after each two input characters (one byte of memory) so multiple alters are easily made. (Function keys provide the capability of displaying forward by one or eight characters.)
- · Load interface file (symbols and code).
- \* Go to address. Execute one instruction and automatically disassemble.
- · Run. Executes user program.

#### SOFTWARE SUPPORT CONTINUED

- \* Trap address and mode. Sets appropriate instruction.
- · Forward one instruction from current location in stack.
- Backward one instruction.
- Show last/next cycle. Address, label at this address (if any), data, and decoded flags are displayed.

The MDT test editor program saves considerable money and frustration compared with trying to edit a paper tape by hand. The following capabilities are provided:

- Loads text buffer
- Insert or delete line
- Insert or delete character at current position in line
- · Forward/backward one character
- Will step forward or backward to next blank (Very useful for jumping from label field to OP Code field, etc.)
- · Goes to top or bottom of text
- Indexes up or down one line
- · Search/find capability on first field
- · Provides output text to printer/punch

### STANDARD EQUIPMENT (BASE SYSTEM)

Dual Micro Processor Module RAM Memory Module Program trace and address trap board I/O board for Keyboard, Display and Peripherals Resident Monitor ROM Module Chassis with 14 Board Slots Power Supplies Finished Cabinet Keyboard and Display System Monitor Assembler Text Editor User's Manual MCS650 Assembly Language Programming Manual MCS650 Assembly Language Reference Card

#### OPTIONS

PROM programmer available for 82S115, 2708 or 1702A. Wire-wrap boards for custom designs. Extender board module

Light display board to display address and data busses 4K RAM board 8K PROM board 2K RAM/4K PROM board I/O board...allows interfacing system to various peripheral devices and terminals Write protect available on user RAM High speed ports for printer, card readers, etc. (and associated cables). Floppy disc interface will be available at a later date ICE (In-Circuit Emulator) Source Listing

#### AVAILABILITY

The base system will be available in second quarter, 1976 with the various Hardware options becoming available in second and third quarters, 1976.

#### COST


\$3,950.00 (Base System). Cost of options will be available at a later date.

#### PRECAUTIONARY HANDLING PROCEDURES

#### FOR "MOS" TYPE PRODUCTS

The MCS6500 Product Line has been designed with protective circuitry to guard against static charge damage on the inputs. However, normal precautions should be taken whenever possible to prevent exposure to environments of potential static charge. The following guidelines are recommended in handling the "MOS" type products and should be used whenever possible:

- \* Keep devices in the conductive shipping carrier until used.
- \* Perform work involving the "MOS" devices on a conductive surface where possible.
- \* In board assembly, place the "MOS" devices on the boards as late in the assembly cycle as possible. For low volume applications we recommend usage of a plug-in socket for the devices.
- \* Do not place the "MOS" device into position with power on. Always power up after the device is in place in the board assembly.



CONTROL LOGIC

SINGLE CYCLE / SINGLE INSTRUCTION



ORDER FORM

COMPONENTS	QUANTITY	PRICE
MCS6501 @ \$20.00		
MCS6502A @ \$37.50		
(Includes TIM Manual) MCS6530-005 @ \$18.00		
*Postage and Handling \$4.50 - Domestic \$20.00 - International		

## DOCUMENTATION

Hardware Manual (Pub. No. 6500-10)	@	\$5.00	•	•	•	•	•	•	•	•	•	•	•	•	•	•	 <u></u>
Programming Manual (Pub. No. 6500-50)	0	\$5.00	•	•	•	•	•	•	•	•	•	•	•		•	•	 
Cross Assembler Manual (Preliminary)	@	\$4.00	•	•	•	•	•	•	•	•	•	•	•	•	•	•	 
TIM Manual (If purchased separate from the MCS6530-004)	ely	•	•		•	•	•	•	•	•	•	•	•	•		•	 

TOTAL

NAME \_\_\_\_\_

ADDRESS\_\_\_\_\_

COMPANY


Purchase Order Encl.

-

Check Enclosed

#### MCS650X FAMILY CIRCUIT MODIFICATIONS

1. Since introduction of the MCS650X Family numerous customers have requested the addition of the ROR Instruction. This instruction is now being added to all MCS650X processors. The addressing modes will be Absolute (6 cycles, 3 bytes); Zero Page (5, 2); Accumulator (2, 1); Zero Page, X (6, 2); Absolute, X (7, 3). The implementation of ROR involves shifting all addressed locations one bit to the right with the carry bit shifted into Bit location 7 and Bit location 0 shifted into the carry position.



2. An additional modification is being made to the Branch, Ready circuitry. The present MCS650X processors do not execute the branch instructions correctly when the ready signal is used in the <u>Single Cycle Mode</u> if the low order effective address is FF without crossing page boundaries. For clarification the following program is executed, in both Single Cycle Mode and Single Instruction Mode.

Sample Program						Sample Program Execution							
Memory	Contents		Sing	le Cy	cle				Singl	le Instru	uction		
F5	18	CLC	ABH	ABL	DB	SYNC		ABH	ABL	DB	SYNC		
F6	90	BCC	XX	F5	18	1	CLC	XX	F5	18	1		
F7	07	offset	XX	F6	90	0		XX	F6	90	1		
F8	A9	LDAIMM	XX	F6	90	1	BCC	XX	FF	(XXFF)	1		
			XX	F7	07	0							
			XX	F8	09	0							
			XX	FF (X	X+1,FF	) 1							

Note that in the Single Cycle Mode the ADH of the branch destination is incremented while in the Single Instruction Mode the branch is properly executed. The only time this occurs is when the ADL of the branch destination is FF and then only during Single Cycle with no page crossing; hence, the probability of this occurring in normal application is remote.

<u>Availability</u> - MCS650X microprocessors incorporating the above changes will be available in sample quantities in April with production deliveries beginning in May. Pricing for these versions of the microprocessor will be identical to the product currently being shipped.

#### CLOCK GENERATOR INFORMATION

Initial characterization of the MCS650X clock generator circuit has provided us with sufficient information to update the clock generator information found in our manuals and data sheets. The following discussion provides the user with information needed to obtain best performance for the time base generation scheme chosen.

Generally one would consider the following when designing systems with the MCS650X.

1. Which clock scheme is the best?

There is no <u>one</u> answer, however depending on the system there is <u>one</u> best way


A. TTL generated clock - drive  $\phi_0$  (IN) with a TTL level clock, it doesn't require a high level clock; merely  $V_{OL} = .4V$ ,  $V_{OH} = 2.4V$ . Buffer  $\phi_2$  (OUT) for use as system  $\phi_2$  clock. This scheme allows maximum control of all clock variables (i.e. symmetry, frequency, frequency variation from system to system).

In the following discussion, reference will be made to  $\emptyset_0$  (IN) and  $\emptyset_2$  (OUT). The applicable pin numbers on the various MCS650X processors are found in the manuals or data sheets. The diodes (IN914's) are for the purposes of clamping the clock swings near ground and near V<sub>DD</sub> and may not be required in all crystal applications.


B. Series Mode Crystal Controlled

This scheme allows for crystal controlled operation which is least sensitive to crystal parameters and feedback circuit variables. Because the crystal is in the feedback path and not shunting as the parallel mode crystal controlled scheme, the <u>serial mode is most</u> reliable from a start-up standpoint.

C. Parallel Mode Crystal Controlled



This scheme should be used when the symmetry is more desirable than the Serial Mode crystal controlled scheme symmetry. This scheme is most sensitive to feedback parameters as related to start-up. By varying the feedback resistor an appropriate combination can be found for the crystal chosen.



This scheme is recommended for those systems which do not require symmetry control, frequency variation control from system to system without manual adjustment, and systems where noise has been minimized.

Because of the ease of use of this scheme it is recommended for those systems which are in development, used as a microprocessor learning vehicle or in general systems in which noise on the clock circuit has been carefully handled (i.e. clean supply to microprocessor and clock buffers, isolate  $\emptyset_2$  (OUT) and  $\emptyset_2$  (IN) from stray system noise).

For frequency of operation around 1 MH<sub>Z</sub> a value of 10K to 50K should be used with  $C_f = 10$  pf. To decrease noise sensitivity increase  $C_f$ and decrease  $R_f$ . Also a shunting capacitor to ground from  $\emptyset_2$  (OUT) the value of which should be the same range as  $C_f$ , will help to decrease sensitivity to noise in the system.

2. What is the maximum clock loading?

One standard TTL Load and 30 pf

If the clock outputs ( $\emptyset_1$  (OUT) and  $\emptyset_2$  (OUT)) are loaded, there is the possibility of causing overlap, but this has no effect on the internal clocks on the microprocessor. The system designer should therefore be careful if non-overlapping system clocks are necessary such that the microprocessor can function properly with overlapped clocks but system problems can develop.

- 3. How can clock ringing be prevented?
  - A. Eliminate noise from  $\phi_0$  (IN). The clock generator on the MCS650X will react to frequencies as high as 20 MH<sub>Z</sub>, therefore it will also respond to noise.

- B. Be sure the negative feedback  $(R_f)$  occurs after the positive feedback  $(C_f)$ . This is most easily accomplished by tapping off the negative feedback after the positive feedback (note the inverter delay in the RC controlled schematic).
- 4. What are the typical clock widths and separations for TTL clock levels in? See graph #1.
- 5. What are typical frequencies for various RC combinations?

The RC values listed below provide the approximate operating frequencies listed. It is recommended that variable resistor pots be used if accuracy in the value of the operating frequency is required.

Typical Frequency	$\frac{R_{f}}{R_{f}}$	$C_{f}$
.5 MH <sub>z</sub>	42K	10 pf
1.0 MH <sub>z</sub>	17K	10 pf
2.0 MH <sub>z</sub> *	6K	10 pf


\*Applies to product guaranteed at 2  $MH_z$  operation.

<u>NOTE</u>: It should be understood that for maximum confidence in control of symmetry of the system clocks, it is recommended the TTL level  $\emptyset_0$  (IN) be used. This can be generated from, for example a divide down from a high frequency crystal. In any case maximum pulse width control is formed with these inputs to  $\emptyset_0$  (IN) in which the user has maximum control of the edges.



# CLOCK PHASE RELATIONSHIPS

Clock delays do not change with frequency. NOTE: This graph shows 2 MH<sub>Z</sub> clocks.



\*Typical process related values. Edges marked "A" would correspond to part "A" Edges marked "B" would correspond to part "B"

Time (ns.)

#### SALES OFFICES AND REPRESENTATIVES FOR MOS TECHNOLOGY, INC.

#### EASTERN REGION

#### REGIONAL DIRECTOR

William Whitehead MOS TECHNOLOGY, INC. 410 Jericho Turnpike, Suite 312 Jericho, N.Y. 11753 516-822-4240

#### NEW ENGLAND STATES

The Orion Group P. O. Box 248 Mont Vernon, N.H. 03057 617-890-3777

#### SOUTHERN N.J., EASTERN PA, DELA.

Rivco, Inc. P. O. Box 338 King of Prussia, Pa. 19406 215-265-5211

#### MD., WASH, D.C., VA. W. VA.

Bernard White & Company 7 Church Lane Baltimore, Maryland 21208 301-484-5400

NORTHERN N.J., NEW YORK CITY, WESTCHESTER COUNTY, N.Y. FAIRFIELD COUNTY, CONN.

Falk-Baker Associates 382 Franklin Ave. Nutley, N. J. 07110 201-661-2430

#### ALA, FLA, GA, TENN., N. C.,S. C., MISS.

Currie, Peak & Frazier, Inc. 6880 Lake Ellenor Drive Suite 237 Orlando, Florida 32809 305-855- 0843

NEW YORK, EXCEPT NEW YORK CITY AND WESTCHESTER COUNTY

Labtronics, Inc. 166 Pickard Bldg Syracuse, N.Y. 13211 315-454-9314

#### CENTRAL REGION

#### OHIO, KENTUCKY, WESTERN PA.

McShane, Inc. P. O. Box 523 Medina, Ohio 44256 216-725-4568

### TEXAS, OKLAHOMA, ARKANSAS, LOUISIANA

Norvell Associates, Inc. P. O. Box 20279 10210 Monroe Drive Dallas, Texas 75220 214-350-6771

#### WESTERN REGION

#### REGIONAL DIRECTOR

Jack Turk MOS TECHNOLOGY, INC. 2172 Dupont Drive Patio Bldg. Irvine, CA. 92715 714-833-1600

#### APPLICATIONS MANAGER

Petr Sehnal MOS TECHNOLOGY, INC. 22300 Foothill Blvd. Hayward, CA. 94541 415-881-8080

### ARIZONA, NEW MEXICO

Toward Engineering Assoc., Inc. P. O. Box 15268 Phoenix, Arizona 85018 602-955-3193

COLORADO, UTAH, WYOMING MONTANA (EAST OF GREAT FALLS)

R. G. Enterprises, Inc. 1898 So. Flatiron Ct. Boulder, CO 80301 303-447-9211

WASHINGTON, OREGON, IDAHO, MONTANA (WEST OF GREAT FALLS)

J. A. Tudor & Associates, Inc. P. O. Box 21947 Seattle, Washington 98111 206-682-7444

#### NORTHERN CALIFORNIA, NORTHERN NEVADA

W. W. Posey Company, Inc. 895 Sherwood Ave. Los Altos, CA. 94022 415-948-7771

#### SALES OFFICE AND FOREIGN REPRESENTATIVES

#### EUROPEAN SALES DIRECTOR

Mr. Gerold G. Wiese MOS TECHNOLOGY, INC. 6382 Friedrichstdorf 2 (F. Frankfurt) Otto-Hahn-Strasse 40 W. Germany (06175) 1510, 1519

#### HONG KONG AND TAIWAN

Mr. Lyle Ronalds SOLID STATE INTERNATIONAL Daily House Suite 48 35-39 Haiphong Road Kowloon, Hong Kong China

#### JAPAN AND ITS TERRITORIES

Nihon Teksel Co., Ltd. 13-14 Sakuragaoka-Machi Shibuya-Ku, Tokyo Japan (03) 461-5121

#### INDIA

Mr. Dinish C. Gupta Superior Electronics E13 Dattaguru Society Deonarpada Road Bombay 400 088 India





## MICROCOMPUTERS

## MCS6500 MICROPROCESSOR SOFTWARE SUPPORT


MOS TECHNOLOGY'S support software is now available on United Computing Systems time-sharing service. The package available provides online support to assist the microcomputer applications design engineer or programmer in program development for the MCS650X microcomputer family.

TO USE MOS TECHNOLOGY SUPPORT SOFT-WARE:

- Contact your local USC sales representative and request MOS TECHNOLOGY'S MCS650X Software System under user catalog number M490. Also request the UCS System Guide and the UNIEDIT manuals.
- Order your copy of the MCS6500 Microprocessor Hardware, Programming, Simulator, And Cross Assembler manuals from: MOS Technology Inc., 950 Rittenhouse Rd., Norristown, Pa. 19401
- 3. Dial the appropriate telephone number supplied by your USC sales representative, sign on with your terminal, and begin entering your MCS650X microprocessor program.

THE SOFTWARE SUPPORT PACKAGE CONSISTS OF:

- -MOS/\*\*\* A text file containing the latest bulletins regarding MOS TECHNOLOGY Microprocessor Software.
- -ASM/\*\*\* An interactive program which builds the job control language required to submit your source code to ASM650X.
- ASM650X MCS650X Cross Assembler: the Cross Assembler is a program which translates a mnemonic or symbolic form of a computer program to machine language.
- -SIM/\*\*\* An interactive program which builds the job control language required to submit your simulator command file to SIM650X.



SIM650X - MCS650X Simulator. The simulator uses the command file to simulate execution of the machine language instructions created by the cross assembler in the MCS650X microprocessor.

-DMP/\*\*\* - ROM dump program. This program creates an output file of machine language instructions in a format suitable for MOS microcomputer loader programs.

The sample program shown in this brochure uses the UCS time-sharing system to give the user an overview of the procedure to be followed for using MOS TECH-NOLOGY'S support software.

In brief the procedure to be followed is:

- 1. Create a source file using the time-sharing editor and save the file.
- 2. Submit the source file to the Cross Assembler by answering the questions asked by -ASM/\*\*\*.
- When the Cross Assembler run is completed list the output file to obtain a listing of the assembled program.
- 4. Create a file of simulator commands using the time-sharing editor and save the file.
- Submit the simulator command file and the machine language file to the simulator by answering the questions asked by -SIM/\*\*\*.
- 6. When the simulator run is completed list the output file to obtain the results of the program simulation.
- 7. Obtain a ROM dump object tape by answering the questions asked by -DMP/\*\*\*.

>p >`p pT63	Enter proper response so that computer can determine your terminal's speed.
CS 11/19/75. 09.10.41. 1150 SER NUMBER: M490010,EXAMPLE	For 10 CPS enter ?63 For 15 CPS enter 863
GENERAL: MOS TECHNOLOGY 650X MICROPROCESSOR SOFTWARE. FOR THE LATEST INFORMATION TYPE -MOS/***	For 30 CPS enter T63
MESSAGE(S) COMPLETE. 0.013 / 0.038 / 9	Enter your user number and password to log on to UCS system.
EADY - FOR!	Indicates FORTRAN system is ready. (FORTRAN i automatically assigned.)
AND MOSTAN MOS MOSTAN MOS	Enter -MOS/*** to obtain latest bulletins.
ULLETINS REGARDING THE MOS TECHNOLOGY MICROPROCESSOR OFTWARE WILL APPEAR FROM TIME TO TIME IN THIS MANNER.	
) RUN THE 650% CROSS ASSEMBLER YOU MUST FIRST CREATE A JURCE FILE, THEN ENTER -ASM/*** TO SUBMIT YOUR SOURCE FILE	
OR BACKGROUND BATCH EXECUTION. O RUN THE 650X SIMULATOR YOU MUST FIRST CREATE A SIMULATOR	Indicates the end of the bulletin.
OMMAND FILE AND A CROSS ASSEMBLER INTERFACE FILE. THEN TYPE - SIM/*** TO SUBMIT YOUR COMMAND FILE FOR SIMULATION.	Create a new file with file name "SAMP4".
HE 650X ROM DUMP PROGRAM WILL CREATE A REFORMATED FILE UITABLE FOR INPUT TO THE MOS MICCROCOMPUTER LOADER PROGRAMS. OU MUST HAVE CREATED AN INTERPACE FILE WITH THE CROSS	Auto line number assignment.
SEMBLER, TO RUN THE DUMP PROGRAM ENTER -DMP650x/***	Assembler directive to advance listing to top of page and title the page "MULTIPLE BYTE ADD".
IN COMPLETE.	Semicolon indicates the start of a comment field.
JT 100 .PAGE 'MULTIPLE BYTE ADD' 110 ;ADDITION OF TWO MULTIPLE PRECISION NUMBERS (BCD)	*= assembler directive sets the program counter.
150 *=0 ALLOCATE A DATA AREA IN FIRST PAGE OF MACHINE	Sets NB equal to 8.
0200 PP *=*+NB 0210 Q *=*+NB	Reserves 8 bytes of memory for the label "PP".
1220 RES ***+NB 1270 MAIN LDX #\$8F BEGIN MAIN ROUTINE TO TEST SUB. BCD. 2200 TXS INITIALIZE STACK POINTER 1290 TXS ADDR 1310 JSR BCD 1320 NOP 1320 MP *-1 END OF MAIN PGM	Start of program labeled "MAIN" Note that there is only one space between a li number and a label. There are two or more spac between a line number and an instruction. Con ments may begin one space after the operand.
378       BCD LDY #NB         388       LDX ADDR LOADS DATA ADDRESS         399       CLC         440       SED         410       NEXT LDA NB-1, X         420       ADC 2*NB-1, X         423       STA 3*NB-1, X         4240       DEX         425       DEX         426       DEX         427       DEX	•END assembler directive defines the end of the source program.
3460 BNE NEXT END OF LOOP 3470 CLD 3480 RTS 3490 ABCDEFGH NOP THIS IS AN INTENTIONAL ERROR.	Hitting the "ESC" key ends the auto line numb assignment. The system replies "*DEL*".
5500 .END	SAVE is the command to save the new file just crea
ASM/*** DS TECHNOLOGY 650X CROSS ASSEMBLER SUBMITTOR	ed.
) YOU WANT INSTRUCTIONS (YES OR NO) ? NO NTER USERNUM,PASSWORD, AND PID (IF NEEDED) ? M490010,EXAMPLE ) YOU WANT TO CHANGE THE PRIORITY ? NO	software.
NTER SOURCE FILE NAME ? SAMP4	SOURCE file is the file containing the source code be assembled.
AVE OUTPUT FILE (YES OR NO) ? YES NTER OUTPUT FILE NAME ? OUT4	OUTPUT file will contain the assembler listing.
AVE INTERFACE FILE (YES OR NO) ? YES ATER INTERFACE FILE NAME ? INT4	INTERFACE file will contain the object code, li
AVE ERROR FILE (YES OR NO) ? YES TER ERROR FILE NAME ? ERR4	number and label information required by the si ulator.
VVE DAYFILE FILE (YES OR NO) ? YES TER DAYFILE FILE NAME ? DAY4	ERROR file will contain a listing of any errors the occur during the assembly.
TER CONTROL FILE NAME ? CON4	DAY file is a history of steps taken by the U
DRUN ASSEMBLER TYPE	system in running your job.
IE (OR RBE)	CONTROL file is the file of JCL built by -ASM/* to run your assembly.
STOP. JD,CON4 SADY - EXE!	Submits assembly job to the UCS system.
	Indicates that the job has been submitted under t

Indicates that the job has been submitted under the /job name "RJEDZQM".

11/19/75. 09.15.45. PROGRAM CON4

RJE COMPLETE, ID = RJEDZQM-

S VIUTHER BYTE AND VIUTHER
EACE       1         11       10000       10000       10000         11       10000       10000       10000       10000         11       10000       10000       10000       10000       10000         11       10000       10000       10000       10000       10000         11       10000       10000       10000       10000       10000         11       10000       10000       10000       10000       10000         11       10000       10000       10000       10000       10000       10000         11       10000       10000       10000       10000       10000       10000       10000         11       10000       10000       100000       10000       10000       10000       10000       10000       10000       10000       100000       10000       100000       100000       100000       1000000       1000000000000000000000000000000000000
118       FAODITION OF THO MULTIPLE PRECISION NUMBERS (RED)       Program counter, (Hexadecimal)         128       FROM
178       e8846       ADDR ****11         218       e844       C************************************
210       00000       0      NR         210       00000       0
288       8818       9.4       TXX       TITITALIZE STACK POINTER         288       9818       9.4       TXX       TITITALIZE STACK POINTER         389       9818       9.4       2.8       FXX       ADDR         388       9824       C2       818       0.4       FXX       ADDR         388       9824       C2       818       0.4       FXX       ADDR         388       9824       C2       618       BSD       DLDY HNB       FXX       ADDR         388       9824       C4       808       BCD       LDY HNB       FXX       ADDR         388       9824       C4       808       BCD       LDY HNB       FXX       ADDR         388       9824       C4       808       BCD       DLY HNB       FXX       ADDR         388       9824       C4       802       FXX       ADDR       ADDR       ADDR         388       9824       C4       BCD       FXX       ADDR
388       PRIE       56       68       STX ADDR         328       PRIE       56       64       95       StR BCD         328       PROS       22       64       96       StR BCD         328       PROS       22       64       98       StR BCD       NP         328       PROS       22       64       98       StR BCD       NP         328       PROS       88       BCD LDY NP       Program counter set to hexadecimal 64 by assemt directive *=100.         329       PROS       78       ND       ADAR       ADAR       ADAR         339       PROS       78       ND       ADAR       ADAR       ADAR       ADAR         340       PROS       77       ND       ADAR
339       9924       4C       23       9926       AB       BECIN SUBBOUTINE       Program counter set to hexadecimal 64 by assemt       directive *=100.         339       9926       A6       982       C       CC       CC<
388       386       2
400       9669       F8       SED         410       966       95 87       NEXT LOA NB-1.X         420       966       75 87       ADC 2*NB-1.X         420       976       CA       DEX         440       977       CA       DEX         440       978       CA       DEX         450       971       TSTA 3*NB-1.X         440       976       CA       DEX         450       971       DEX       TA 3*NB-1.X         450       971       DEX       DEX         450       DEX       DEX       DEX
438       086E       95 17       STA 3*NB-1,X         448       0876       CA       DEX         458       0871       88       DEX         458       0874       08       DEX         458       0874       08       CLD         478       0876       ERROR       CLD         479       0876       EA EA A ABCDEFCH NOP THIS IS AN INTENTIONAL ERROR.       Error line will also appear in the ERROR file.         500       .END       .END       .END       .END         No OF MOS/TECHNOLOGY 554X ASSEMBLY VERSION 4           UMBER OF ERRORS = 1.       .NUMBER OF WARNINGS = 0          SYMBOL VALUE LINE DEFINED       CROSS-REFERENCES          ADDR 0806       176 3 340 380           MAIN 0819       270 *****            NEX 0866       410 460             NEX 0866       178 330 380             MAIN 0819       270 *****             NEX 0866       190 200 210 220 370 410 420 430
450       #871       88       DEY         460       #872       D8 F6       BNE NET END OF LOOP         478       #875       64       RTS         498       #875       64       RTS         498       #875       64       RTS         498       #875       64       RTS         498       #875       64       RTS         499       #876       EA EA ABCDERGHNOP THIS IS AN INTENTIONAL ERFOR.
486 4875 68       FTS FROR ** LABEL GREATER THAN SIX CHARACTERS - NEAR COLUMN 1 .END       Error line will also appear in the ERROR file.         *****       ERROR ** LABEL GREATER THAN SIX CHARACTERS - NEAR COLUMN 1 .END       Error line will also appear in the ERROR file.         NO OF MOS/TECHNOLOCY 659X ASSEMBLY VERSION 4 .END       The version number is changed as improvements made to the Cross Assembler.         SYMBOL VALUE LINE DEFINED       CROSS-REFERENCES         ADDR       9864         ADD       198         BCD       9864         BCD       218         P       6861         SYMBOL VALUE LINE DEFINED       CROSS-REFERENCES         ADDR       9864         BCD       9864         BCD       208         BCD       209         BCD       209         BCD       209         BCD       209         BCD       209
500       .END         ND OF MOS/TECHNOLOGY 659X ASSEMBLY VERSION 4 SYMBOL TABLE       The version number is changed as improvements made to the Cross Assembler.         SYMBOL VALUE LINE DEFINED       CROSS-REFERENCES         ADDR 0000       170       300       380         BCD 0064       370       310         MAIN 0019       270       ****         NB 0008       190       200       210       220         O 0009       210       ****       Note:       For more detailed information refer to MCS6500 Microprocessor Programming a Cross Assembler manuals.         NEXT 0061       200       210       220       370       410       420       430         NEXT 0061       200       210       220       370       410       420       430         NEXT 0061       220       220       370       410       420       430         NEXT 0061       220       220       370       410       420       430         Net:       Coreate simulator command file called "ECSAMP1".         NOCOMPLETE.       Starting at location 1 set consecutive memory lo tions to the specified values.
WD OF MOS/TECHNOLOGY 053Y ASSERIED VERSION 4 MBRER OF EXERCORS = 1, NUMBER OF WARNINGS = 0 SYMBOL TABLE       made to the Cross Assembler.         SYMBOL VALUE LINE DEFINED       CROSS-REFERENCES         ADDR       0000         MAIN       0019         YMBOL 270       210         YMBOL 200       210
SYMBOL VALUE LINE DEFINED       CROSS-REFERENCES         ADDR       9000       170       300       380         BCD       9064       370       310         MAIN       0019       270       *****         NB       0009       190       200       210       220       370       410       420       430         NEXT       0009       210       220       370       410       420       430       Cross Assembler manuals.         NEXT       0009       210       *****       RES       0011       220       *****         N COMPLETE.       COMPLETE.       Create simulator command file called "ECSAMP1".         ADAY - FORI       Starting at location 1 set consecutive memory lotions to the specified values.
ADDR 0000 170 300 380 BCD 0064 370 310 MAIN 0019 270 ***** NB 0008 190 220 210 220 370 410 420 430 NEXT 006A 410 460 PP 0001 220 ***** RES 0011 220 ***** COMPLETE. CREEATE SIMULATOR COMMANDS W, ECSAMPI ADY - FORI TO 100 SM 1 1 2 3 4 5 6 7 8 110 SM 9 7 6 5 4 3 2 1 Note: For more detailed information refer to MCS6500 Microprocessor Programming a Cross Assembler manuals. Create simulator command file called "ECSAMP1". Starting at location 1 set consecutive memory lo tions to the specified values.
BCD       0864       370       310         MAIN       0819       270       ****         NB       0808       190       280       210       220       370       410       420       430       MCS6500 Microprocessor Programming a Cross Assembler manuals.         PP       0809       210       220       370       410       420       430       Cross Assembler manuals.         COMPLETE.       COMPLETE.       CREATE SIMULATOR COMMANDS       Create simulator command file called "ECSAMP1".         ADY - FOR!       TO       Starting at location 1 set consecutive memory lo tions to the specified values.
NEXT 006A 410 460 PP 0001 200 290 0 0009 210 **** RES 0011 220 **** COMPLETE. COMPLETE. COMPLETE. Create simulator command file called "ECSAMP1". ADY - FOR! TO 100 SM 1 1 2 3 4 5 6 7 8 110 SM 9 7 6 5 4 3 2 1
Q       0009 220       210       *****         N COMPLETE.       220       *****         CREATE SIMULATOR COMMANDS       Create simulator command file called "ECSAMP1".         MOY - FORI       Starting at location 1 set consecutive memory lo tions to the specified values.
ADY - FOR! TO 100 SM 1 1 2 3 4 5 6 7 8 110 SM 9 8 7 6 5 4 3 2 1 Starting at location 1 set consecutive memory lo tions to the specified values.
110 SM 9 8 7 6 5 4 3 2 1
120 DUMP 1 \$18 Dump the contents of memory from decimal 1
140 DO MAIN NEXT 3 .TIMES hexadecimal 18.
170 *DEL*
Begin simulated execution at label "MAIN" and c tinue until instruction at label "NEXT" has be
• SUBMIT TO SIMULATOR EXIT terminates simulator run.
IN JUDMII IV JIMULAIVR EXIT terminates simulator run.
S TECHNOLOGY 650% SIMULATOR SUBMITTOR
TER USERNUM, PASSWORD, AND PID (IF NEEDED) ? M490010.EXAMPLE
TER USERIUM, PASSWORD, AND PID (IF NEEDED) ? M498010,EXAMPLE YOU WANT TO CHANGE THE PRIORITY ? NO TER COMMAND BLIE NAME 2 RECENT
TER USERNUM, PASSWORD, AND PID (IF NEEDED) ? M490010,EXAMPLE YOU WANT TO CHANGE THE PRIORITY ? NO FER COMMAND FILE NAME ? ECSAMP1 CER INTERFACE FILE NAME ? INT4 COMMAND FILE NAME ? INT4
TER USERNUM, PASSWORD, AND PID (IF NEEDED) ? M498010,EXAMPLE YOU WANT TO CHANGE THE PRIORITY ? NO TER COMMAND FILE NAME ? ECSAMP1 TER INTERFACE FILE NAME ? INT4 VE OUTPUT FILE (YES OR NO) ? YES VE OUTPUT FILE (YES OR NO) ? YES
TER USERWUM, PASSWORD, AND PID (IF NEEDED) ? M498010, EXAMPLE YOU WANT TO CHANGE THE PRIORITY ? NO TER COMMAND FILE NAME ? ECSAMP1 TER INTERFACE FILE NAME ? INT4 VE OUTPUT FILE (YES OR NO) ? YES VE OUTPUT FILE (YES OR NO) ? YES
The number of the state of the
International indications (IES OR NO) ? NO         International indications (IES OR NO) ? NO         You want to change the priority ? NO         FER COMMAND         FILE NAME ? ECSAMP1         VE OUTPUT         FILE NAME ? EOUT4         VE DAYFILE         FILE NAME ? ECON4         FER CONTROL         FILE NAME ? ECON4         RUN SIMULATOR TYPE
Itob WANT INSTRUCTIONS (IES OR NO) ? NO         TER USERNORD, AND PID (IF NEEDED) ? M498010,EXAMPLE         YOU WANT TO CHANGE THE PRIORITY ? NO         TER COMMAND         FILE NAME ? ECSAMP1         TER INTERFACE FILE NAME ? INT4         VE OUTPUT         FILE (YES OR NO) ? YES         TER OUTPUT         FILE NAME ? EOUT4         VE OUTPUT         FILE NAME ? EOUT4         VE DAYFILE         FILE NAME ? ECON4         RUN SIMULATOR TYPE D, ECON4         RUN SIMULATOR TYPE D, ECON4
International and the structure of the priority ? NO         YOU WANT TO CHANGE THE PRIORITY ? NO         YOU WANT TO CHANGE THE PRIORITY ? NO         FER COMMAND         FILE NAME ? ECSAMP1         COMMAND         FER INTERFACE         FILE NAME ? INT4         //e OUTPUT         FILE NAME ? ECOT4         //e OUTPUT         FILE (YES OR NO) ? YES         FER OUTPUT         FILE NAME ? ECOT4         //e DAYFILE         FER CONTROL         FER CONTROL         FER CONTROL         FILE NAME ? ECON4         RUN SIMULATOR TYPE         ,ecON4
International and interface file containing the simulation of the containing the containing the simulation of the containing the conta

6. LIST SIMULATOR OUTPUT	
OLD,EOUT4 READY - FOR! LIST	- Terminal commands required to list the Simulator out- put file.
11/19/75. 09.26.05. PROGRAM EOUT4	
1+++++ MOS TECHNOLOGY 650X MICROPROCESSOR SIMULATOR +++++	
00100 SM 1 1 2 3 4 5 6 7 8 00110 SM 9 8 7 6 5 4 3 2 1 00120 DUMP 1 \$18 CONTENTS OF MEMORY LOCATION AT BASE ADDRESS PLUS	
BASE ADDRESS +0 +1 +2 +3 +4 +5 +6 +7 +8 +9 +A +B +C +D +E +F DUMP ADDR=0000 00 01 02 03 04 05 06 07 08 08 07 06 05 04 03 02 DUMP ADDR=0010 01 00 00 00 00 00 00 00 00 A2 8F 9A A2 01 86 00 00130 TRACE 0 SFFFF 00140 DO MAIN NEXT 3 .TIMES	Output generated as a result of the DUMP command.
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	- Trace output generated during execution of the DO sequence.
TØØ6E       STA 95 09 8D 00 07 18       BD       0070 017 09 18       55       0.         TØ070       DEX CA 09 8D FF 07 98 N       BD       0071 0070 00 19       57       0.         TØ071       DEX CA 09 8D FF 06 18       BD       0072 0071 00 20       59       0.         TØ072       BNE DØ 09 8D FF 06 18       BD       0072 0071 00 20       20       59       0.         TØ06A 06A 06A 06A 06A 06A 06       21       62       0.         TØ06A NEXT       LDA B5 06 8D FF 06 18       BD       006C 0006 06       22       66       0.         TØ06A NEXT       LDA B5 06 8D FF 06 18       BD       006C 0006 06       22       66       0.         TØ06A NEXT       LDA B5 06 8D FF 06 18       BD       006C 0006 06       22       66       0.         TØ06A NEXT       LDA B5 06 8D FF 06 18       BD       006C 0006 06       22       66       0.         TØ06A NEXT       LDA B5 06 8D FF 06 18       BD       006C 0006 06       22       66       0.         TØ06A NEXT       LDA SEQUENCE END       SEQUENCE END       006C 0006 06       22       66       0.         Walss       DUMPADR=8000       01 01 02 03 04 05 06       67 08 08 07 06 05 04 03 02       00	- A warning to the user that his program execution caused an index register to wrap around from hexa- decimal FF to OO. This may not have been planned. Indicates normal DO sequence termination. Note: For more detailed information refer to
	DMP/*** invokes the ROM dump program.
ENTER INTERFACE FILENAME ? INT4 ENTER OBJECT FILE NAME FOR OUTPUT ? OBJ4 OBJ4 CONTAINS OBJECT OUTPUT	INTERFACE file is the file created by the cross assembler.

STOP.

BYE \_\_\_\_

0.135 / OLD,OBJ4 READY - EXE! PUNCH

;0E0019A28F9AA2018600206400EA4C230004F8 ;100064A000BA60018F8B507750F9517CA88D0F607D6 ;0500740860EAEAEA046F ;0000030003

0.809 /

18

OBJECT file is the file name the object code is to be saved in.

Terminal commands required to list and punch the object tape. Note:

The paper tape punch should be turned on after the carriage return is entered.

------ Sign-off the system by entering "BYE"

CT=00:20 M490010 LOG OFF. 09.30.38.

## **MCS6500** MICROPROCESSOR LANGUAGE

#### INSTRUCTION SET

		(IN CLUCK LYCLES)										
										÷	÷	
ADC	Add Memory to Accumulator with Carry									L D D	0	
AND	"AND" Memory with Accumulator		-			× ≻	×	~	~	. 7	į	
ASL	Shift Left One Bit (Memory or Accumulator)		Accumulator	mmediate	Page	Page, Page,		é	۲ ۲	Indirect), Y Absolute Indirect	: v	
BCC	Branch on Carry Clear		пц	ij	Ба	e e	Absolute, Absolute,	Absolute, Implied	Relative (Indirect,	S I	ź	
BCS	Branch on Carry Set		cri	ĥ	Zero	Zero Zero	sol sol	pli	lat dir	-ip of	2	
BEQ	Branch on Result Zero		ŏ	Ē	Zer	Zei	a a	da F	E B	-1-4	ł	
BIT	Test Bits in Memory with Accumulator			-					-	-		
BMI	Branch on Result Minus		-									
BNE	Branch on Besult not Zero	ADC		2	3	4.	4 4	4* 4* .	. 6	5 5*		
BPL	Branch on Result Plus	AND		2	3	4.		1* 4* .	. €	5 5*		
BRK	Force Break	ASL	2		5	6	6 7	7	1.1			
BVC	Branch on Overflow Clear	BCC					$(k, j) \in \mathcal{A}$		2**			
BVS	Branch on Overflow Set	BCS							2**			
CLC	Clear Carry Flag	BEQ BIT			3		4		2.			
CLD	Clear Decimal Mode	BMI			5		4		2**			
CLI	Clear Interrupt Disable Bit	BNE							2**			
CLV	Clear Overflow Flag	BPL		÷	÷		1.1		2**.			
CMP	Compare Memory and Accumulator	BRK										
CPX	Compare Memory and Index X	BVC							2**.			
CPY	Compare Memory and Index Y	BVS						. 2	2**.			
DEC	Decrement Memory by One	CLC						. 2				
DEX	Decrement Index X by One	CLD						. 2				
DEY	Decrement Index X by One Decrement Index Y by One	CLI CLV						. 2				
- EØR	"Exclusive-or" Memory with Accumulator	CLV		2	3	4	4 4	1* 4* <sup>2</sup>	· ·	 6 5*		
INC	Increment Memory by One	CPX		2	3		4 .					
INX	Increment X by One	CPY		2	3		4					
INY	Increment Y by One	DEC			5	6.	6	7				
JMP	Jump to New Location	DEX						. 2				
JSR	Jump to New Location Saving Return Address	DEY				5.1	1.1	. 2				
LDA	Load Accumulator with Memory	EØR		2	3 5	4.		4*4*. 7		65		
LDX	Load Index X with Memory	INC			5	ю.	0	2				
LDY	Load Index Y with Memory	INY					1.1	2			÷.	
LSR	Shift One Bit Right (Memory or Accumulator)	JMP					3				5	
Lon	Sint One Dit Hight (Memory of Accumulator)	JSR					6.	1 a. a.	11.1			
NØP	No Operation	LDA		2	3	4.		4* 4* .	. e	6 5*		
	"OR" Memory with Accumulator	LDX		2	3	. 4	4.	4*.				
PHA	Push Accumulator on Stack	LDY		2	3	4.	4 4	4°				
PHP	Push Processor Status on Stack	LSR	2	2 .	5	6.	6	2				
PLA	Pull Accumulator from Stack	NØP Øra		.2	.3	4	4 4	4• 4•		 6 5*		
PLP	Pull Processor Status from Stack	PHA			5			3				
	Rotate One Bit Left (Memory or Accumulator)	PHP			1							
	,	PLA						4				
BTI	Return From Interrupt	PLP						4				
RTS	Return From Subroutine	RØL		2.	5	6.	6	7				
SBC	Subtract Memory from Accumulator with Borrow	RTI						6				
SEC	Set Carry Flag	RTS		. 2	3	4	4 4	4 · 4 · 6		 6 5*		
SED	Set Decimal Mode	SBC SEC		2	3	4.	4 4	+ + . 2		5 5		
SEI	Set Interrupt Disable Status	SED			1			2				
STA	Store Accumulator in Memory	SEL			1			2				
STX	Store Index X in Memory	STA			3			55.		6 6		
STY	Store Index Y in Memory	STX*			3							
TAX	Transfer Accumulator to Index X	STY**	۰.		3	4.	4					
TAY	Transfer Accumulator to Index Y	TAX						2				
TSX	Transfer Stack Pointer to Index X	TAY						2				
TXA	Transfer Index X to Accumulator	TSX TXA						2				
TXS	Transfer Index X to Stack Pointer	TXS						2				
	Transfer Index Y to Accumulator	TYA						2				

 Add one cycle if indexing across page boundary
 Add one cycle if branch is taken, Add one additional if branching operation crosses page boundary

EXECUTION TIMES

(IN CLOCK CYCLES)

#### ASSEMBLER DIRECTIVES

.OPT - If used must be the first executable statement in the program

•OPTIONS ARE: - (Options listed are the default value.) COUNT (COU or CNT) - List all instructions and their usage NOGENERATE (NOG) - Do not generate more than one line of code for ASCII strings XREF (XRE) Produce a cross-reference list in the symbol table. ERRORS (ERR) Create an error file

MEMORY (MEM)

LIST (LIS) Produce a full assembly listing. •BYTE - Produces a single BYTE in memory equal to each operand specified.

output file.

- Create an assembler object

.WORD - Produces two BYTES in memory equal to each operand specified.

\*= - Defines the beginning of a new program counter sequence

PAGE – Advances the listing to the top of a new page.

•END – Defines the end of a source program

#### ADDRESSING MODES

ACCUMULATOR ADDRESSING This form of addressing is represented with a one byte instruction, implying an operation on the accumulator.

#### IMMEDIATE ADDRESSING

In immediate addressing, the operand is contained in the second byte of the instruction, with no further memory addressing required.

#### ABSOLUTE ADDRESSING

In absolute addressing, the second byte of the instruction specifies the eight low order bits of the effective address while the third byte specifies the eight high order bits. Thus, the absolute addressing mode allows access to the entire 65K bytes of addressable memory.

#### ZERO PAGE ADDRESSING

The zero page instructions allow for shorter code and execution times by only fetching the second byte of the instruction and assuming a zero high address byte. Careful use of the zero page can result in significant increase in code efficiency.

INDEXED ZERO PAGE ADDRESSING - (X, Y indexing) NDEXED ZERO PAGE ADDRESSING – (X, Y indexing) This form of addressing is used in conjunction with the index register and is referred to as "Zero Page, X" or "Zero Page, Y". The effective address is calculated by adding the second byte to the contents of the index register. Since this is a form of "Zero Page" addressing, the content of the second byte references a location in page zero. Additionally due to the "Zero Page" addressing nature of this mode, no carry is added to the high order 8 bits of memory and crossing of page boundaries does not occur occur

#### INDEXED ABSOLUTE ADDRESSING - (X, Y, indexing)

NDEXED ABSOLUTE ADDRESSING – (X, Y, indexing) This form of addressing is used in conjunction with X and Y index register and is referred to as "Absolute, X", and "Absolute, Y". The effective address is formed by adding the contents of X or Y to the address contained in the second and third bytes of the instruction. This mode allows the index register to contain the base address. This type of indexing allows any location referencing and the index to modify multiple fields resulting in reduced coding and execution time. nd execution time

#### IMPLIED ADDRESSING

In the implied addressing mode the address containing the operand is implicitly stated in the operation code of the nstruction

#### RELATIVE ADDRESSING

Relative addressing is used only with branch instructions and establishes a destination for the conditional branch

The second byte of the instruction becomes the operand which is an "Offset" added to the contents of the lower eight bits of the program counter when the counter is set at the next instruction. The range of the offset is -128 to +127 bytes from the next instruction. INDEXED INDIRECT ADDRESSING

In indexed indirect addressing (referred to as (Indirect, X)), the second byte of the instruction is added to the XI), the second byte of the instruction is added to the contents of the X index register, discarding the carry. The result of this addition points to a memory location on page zero whose contents is the low order eight bits of the effective address. The next memory location in page zero contains the high order eight bits of the effective address. Both memory locations specifying the high and low order bytes of the effective address must be in page zero. INDIRECT INDEXED ADDRESSING

In indirect indexed addressing (referred to as (Indirect), Y), the second byte of the instruction points to a memory location in page zero. The contents of this memory location is added to the contents of the Y index register, the result being the low order eight bits of the effective address. The carry from this addition is added to the contents of the next page zero memory location, the result being the high order eight bits of the effective address.

#### ABSOLUTE INDIRECT

The second byte of the instruction contains the low order eight bits of a memory location. The high order eight bits of that memory location is contained in the third byte of the instruction. The contents of the fully specified memory location is the low order byte of the effective address. The next memory location contains the high order byte of the effective address which is loaded into the sixteen bits of the program counter

#### LABELS:

Labels begin in column 1 and are separated from the instruction by at least one space.

Labels can be up to 6 alphanumenic characters long and must begin with an alpha character.

A, X, Y, S, and P are reserved and cannot be used as labels. LABEL = Expression can be used to equate labels to

instructions.

LABEL \* = \* + N can be used to reserve areas in memory.

#### CHARACTERS USED AS SPECIAL PREFIXES:

- Indicates an assembler directive #
- Specifies the immediate mode of addressing. S
- Specifies a hexadecimal character. @ Specifies an octal number.
- % Specifies a binary number
- Specifies an ASCII literal character.
- () Indicates indirect addressing.
- In column 1 indicates a comment.

## UCS SALES OFFICES

ATLANTA Bldg. 1, Suite 106 5825 Glenridge Drive N.E. Atlanta, Georgia 30328 Phone: (404) 256-3610

BOSTON Fourth Floor 1050 Massachusetts Avenue Cambridge, Massachusetts 02138 Phone: (617) 661-1720

CALGARY Suite 1910 Bow Valley Square 2 P. O. Box 9235 Calgary, Alberta, Canada T2P2W5 Phone: (403) 265-4926

CHICAGO Suite 1016 150 North Wacker Drive Chicago, Illinois 60606 Phone: (312) 782-0865

CLEVELAND\* Two Commerce Park Square 23200 Chagrin Blvd. Beachwood, Ohio 44122 Phone: (216) 464-9205

COLUMBUS\* P. O. Box 781 Delaware, Ohio 43015 Phone: (614) 548-6371

DALLAS Suite 1112, Twin Towers South 8585 Stemmons Freeway Dallas, Texas 75247 Phone: (214) 638-8260

DENVER Suite 20C 2460 West 26th Avenue Denver, Colorado 80211 Phone: (303) 458-8001

EAST ORANGE 33 Evergreen Place East Orange, New Jersey 07018 Phone: (201) 677-2400

FT. WAYNE Suite 101 3702 Rupp Drive Fort Wayne, Indiana 46805 Phone: (219) 484-8522

FT. WORTH Phone: (214) 263-0584 (Dallas office) HOUSTON 4544 Post Oak Place Suite 346 Houston, Texas 77027 Phone: (713) 622-5351

KANSAS CITY 500 W. 26th Street Kansas City, Missouri 64108 Phone: (816) 221-9700

LOS ANGELES\* Suite 410 101 Continental Boulevard El Segundo, California 90245 Phone: (213) 640-0891

MILWAUKEE Suite 107 10701 West North Avenue Wauwatosa, Wisconsin 53226 Phone: (414) 475-9392

NEW HAVEN 35 Worth Avenue Hamden, Connecticut 06518 Phone: (203) 288-6287

NEW YORK Suite 1847 Two Pennsylvania Plaza New York, New York 10001 Phone: (212) 868-7785

OKLAHOMA CITY Suite 252 Northwest Office Center 4334 N.W. Expressway Oklahoma City, Oklahoma 73116 Phone: (405) 843-9784

ORLANDO Suite 149 7200 Lake Elenor Drive Orlando, Florida 32809 Phone: (305) 855-1810

PALO ALTO\* Suite 217 1032 Elwell Court Palo Alto. California 94303 Phone: (415) 964-6990

PHILADELPHIA Suite 210 500 Office Center Ft. Washington, Pennsylvania 19034 Phone: (215) 542-8600 PHOENIX Suite 104 5350 N. 16th St. Phoenix, Arizona 85016 Phone: (602) 248-9176

SANTA ANA\* Suite 212 1651 East Fourth Santa Ana, California 92701 Phone: (714) 835-3801

SAN FRANCISCO\* Suite 222 681 Market Street San Francisco, California 94105 Phone: (415) 777-1885

SEATTLE Suite B Koll Commerce Center 699 Strander Blvd. Tukwila, Washington 98188 Phone: (206) 243-8041

ST. LOUIS Suite 100 7750 Clayton Road Clayton, Missouri 63117 Phone: (314) 781-0123

TAMPA Suite 518 1000 Ashley Drive Tampa, Florida 33602 Phone: (813) 223-3921

TULSA Suite 403 16 East 16 Street Tulsa, Oklahoma 74119 Phone: (918) 582-7291

WASHINGTON, D.C. Suite 319 7115 Leesburg Pike Falls Church, Virginia 22043 Phone: (703) 532-1551

NATIONAL DATA CENTER 2525 Washington Kansas City, Missouri 64108 Phone: (816) 221-9700

CORPORATE OFFICES 2525 Washington Kansas City, Missouri 64108 Phone: (816) 221-9700

HEADQUARTERS –

MOS TECHNOLOGY, INC. 950 Rittenhouse Road Norristown, Pa. 19401, (215) 666-7950, TWX: 510/660/4033

EASTERN REGION – Mr. William Whitehead MOS TECHNOLOGY, INC., Suite 312, 410 Jericho Turnpike, Jericho, N.Y. 11753 (516) 822-4240 WESTERN REGION –

MOS TECHNOLOGY, INC. 2172 Dupont Drive, Patio Bldg., Suite 221. Newport Beach, CA. 92660 (714) 833-1600

Mr. Petr Sehnal, Regional Applications Mgr. MOS TECHNOLOGY, INC., 22300 Foothill Blvd., Suite 311 Hayward, CA 94541 (415) 881-8080



# this document was generously contributed by: Barry Luokkala Department of Physics, Carnegie Mellon University

scanned by: www.commodore.international 2023-06-27