6502 tracer elektor february 1984 Being able to see what a processor does as it runs a machine code program is a great aid in understanding the program, in fault finding, in testing, and in fact in everything a programmer does when developing some new software. The program given here makes it possible to do this automatically. At each step the contents of the CPU registers, the stack and its pointer are displayed for the corresponding instruction.

J. Ruppert

6502 tracer

program analysis software for Junior Computer and other 6502-based systems

Table 1. 6502 TRACER is an analysis program that must run in RAM, but there is nothing to stop you from storing it in some other kind of memory and simply transferring it to RAM to run it.

JUNIOR

HEXDUMP: 500,721 2 6 8 9 B C D E F 3 4 5 A Ø500: 58 20 95 06 Ø510: 06 20 A5 06 A9 00 A0 0F C8 C0 36 D0 99 13 F5 A9 07 88 DØ FA B9 CC Ø5 26 8D 7E 1A A9 1B 07 68 8D 20 07 68 68 8C Ø52Ø: 8D Ø53Ø: 1C 7F 1A Ø7 8E 4C A2 Ø7 05 8D 10 07 58 03 B9 15 07 BA 8E 14 D8 AØ 20 A3 06 C8 CØ Ø6 BØ 11 AD 16 07 DØ 09 0540: 20 A0 06 DD A9 14 0550: 20 A3 06 20 A3 0560: AD 20 07 29 CF 0570: 31 D0 02 A9 2E 07 C0 13 07 09 06 4C 43 Ø5 CE 16 DØ 8D 13 07 20 A5 06 A2 Ø8 CA DØ ØE 90 04 DØ EF 20 A3 06 AD 20 A5 06 BA E0 FF B0 14 68 8D 20 A0 06 A9 07 20 A0 06 0580: 07 2D FE BØ 05 68 48 20 AØ 06 AD EØ 16 0590: Ø5AØ: Ø7 95 Ø6 A5 EE 20 AØ 06 A5 ED 20 AØ 48 AØ ØØ 20 1A 20 A3 06 B1 8C 06 8C 1B Ø6 8C 1A 07 8C Ø5BØ: Ø6 ED Ø5CØ: 19 Ø7 20 A8 Ø6 Ø5DØ: B1 ED 99 19 Ø6 A8 Ø6 8C 19 Ø6 99 1E Ø7 18 Ø7 98 98 8D 16 07 CE 16 07 88 DØ F4 E6 ED DØ 02 E6 ØF DØ 13 AD 18 07 18 07 29 05E0: EE CE 1E 07 DØ F5 AD FØ 29 C9 40 FØ 2E C9 60 FØ 2E 29 10 DØ 62 Ø5FØ: C9 20 Ø7 C9 4C FØ 2C C9 6C FØ 3D AE 1D Ø7 AC 10 0600: AD 18 28 DØ ØØ ØØ ØØ A5 ED 20 Ø7 68 85 EE 68 85 48 0610: 07 AD 20 07 48 AD 1B 07 68 8D 20 07 ED Ø620: A5 EE 48 4C 33 Ø6 06 18 85 EE A9 00 8D 3D Ø6 AD 1A Ø6 85 ED AD Ø630: 4C 20 9A 06 4C 0B 06 AD 1A 06 85 ED AD 1B 06 0640: 19 06 8A 4C 85 EE 85 ED B1 ED 0650: 85 EE AØ ØØ B1 ED AA C8 AD 20 07 AD 18 07 8D 6D 06 28 DØ Ø3 4C Ø660: 3D 06 48 06 30 11 18 65 ED 85 ED 90 02 0670: 82 06 58 D8 AD 1A EE A9 ØØ 8D 1A Ø6 C6 EE 90 ED A9 ØD 4C 00 20 A5 Ø6 Ø6 18 A9 65 ED 85 ED ØA 20 A5 Ø6 BØ Ø68Ø: E6 60 Ø69Ø: F1 12 A9 20 4C C9 60 F0 12 C9 00 FØ 1A C9 40 34 13 AØ 01 Ø6AØ: 4C 8F 03 C 9 20 FØ ØC 29 1F C9 19 AØ Ø6BØ: FØ 16 29 ØF BC 03 07 8C 21 07 60 36 35 30 32 06C0: FØ 06 AA 41 2Ø 2Ø 3A Ø6DØ: 20 2D 20 54 52 41 43 45 52 ØD ØA 44 52 2E 59 41 20 20 4E 53 54 52 4E 56 31 31 2E 44 20 3A 43 3A 2D 49 2D Ø6EØ: 49 5A 53 54 41 43 4B Ø6FØ: 58 20 02 02 01 0700: 20 ØD ØA Ø2 Ø2 Ø2 01 02 01 02 Ø1 01 03 00 00 D0 FD 00 04 71 08 00 00 03 03 03 80 FB 00 0710: 0720: 31 02

This program is aimed not only at users of the Junior Computer but also at the owners of any 6502-based system. It occupies about $\frac{1}{2}$ K of memory and uses two bytes in page zero. Very few changes are needed to adapt it to a system other than the Junior.

How is it used?

table 1

The program operates as a sort of 'step by step monitor'. This means in effect that any program the user wishes to analyse, or debug, is executed instruction by instruction with the contents of registers A, X, and Y, the status register flags (NV DIZC) and the stack pointer being displayed each time. It is notable from the list of flags (NV DIZC) that the 'break' flag is not included; the reason is that the '6502 TRACER' program accepts all instructions except those which are the result of, or which result in, an interrupt (BRK, IRQ and NMI).

As table 3 shows, it is much easier to analyse a program (the example here contains a lot of register and flag manipulations) with the aid of the information displayed by the tracer program in the three right hand columns. The first, at the extreme right, refers to the stack: \$FF is the least significant byte of the pointer (the most significant byte is \$01). Near the end of the listing there are a few addresses stacked during JSR or RTS instructions. The next column gives the logic levels of the status register flags NV DIZC. Finally, beside this the contents of the A, X, Y and processor registers are to be found. The step by step tracing of the program in these columns is followed in the first two columns by the disassembled listing of the addresses and instructions. The fact that all jumps and branches are included explains why the program returns from address \$020D (DO/FA) to address \$0209 but the Z flag remains low.

How does it work?

The length of this article does not give us the scope to provide a complete source listing of this tracer program, so we will have to be content with the hex dump shown in table 1. It is, however, quite important to have some pointers about how to use the software.

Before a run the start address of the program to be tested must be stored at addresses \$00ED and \$00EE which act as a pseudo program counter. The program under test may be in back-up memory but the tracer program must be in RAM: as shown here it starts at address \$0500. Between addresses \$0500 and \$0523 several buffer bytes acting as a pseudo stack that starts at \$0713 (we will return to this later) are initialized, the column headings are displayed and the IRQ vector is positioned (the IRQ routine begins at address \$0526).

The tracing proper starts at \$05A2, by displaying the program counter address, loading the op-code, filling the op-field with ØØs, and calculating the length of the instruction (the routine used begins at \$06A8 and is quite similar to the LENACC routine in the Junior Computer). The opfield is a four-byte zone (\$0619...\$061C) where the analysis program places in turn each of the instructions of the program under test in order to execute them. As these instructions never contain more than three bytes they are always followed by at least one 00 and this functions as a BRK. Immediately after executing an instruction of the program under test, therefore, this BRK causes the IRQ routine at \$0526 to be run.

The pseudo program counter (\$00ED and \$00EE) is incremented at \$05DB. This incrementation depends on the format of the preceding instruction, with the number of bytes making up the instruction being stored in address \$071E. Any jump instructions in the program must be filtered out to be dealt with separately and this begins at \$05E6. From \$060B onwards stacking of registers A, X and Y for the program under test starts. The op-field, located at \$0619, contains the instruction to be analysed and because every instruction is always followed by at least one BRK it is also followed immediately by the IRQ routine. As could be expected, this begins by storing the conditions of the processor registers. Then it displays their contents and proceeds to the next instruction. The special instructions for executing jump commands are located at \$061D. The addresses for relative jumps are calculated at \$0672 and \$068A. The addresses of the Junior Computer's PRBYT and PRCHA routines are contained in \$06A1, \$06A2, \$06A6 and \$06A7, so these must be changed if the program is to be used with a different 6502 system. The commands for printing the headings of the columns are at \$06CC to \$0702. The format of each instruction that is to be run is determined by comparing it to the values contained in the look-up table located from \$0703 to \$0712. There are a number of buffers between \$0713 and \$0721 that are used by the tracer program to store the stack pointer, the contents of the top of the stack, the op-code under test, the number of bytes in the instruction, and so on . . .

These were the most important points about this program and the rest is easily deciphered with the aid of a disassembler.

0203 AA

JUNIOR

table 2 6502 tracer elektor february 1984 JUNIOR HEXDUMP: 200,23A Ø 1 2 3 3 4 5 6 7 8 9 A В C D E F 0200: A9 03 A8 AA A9 09 85 00 F8 18 65 00 CA D0 FA 2A 0210: 6A 38 E5 00 88 D0 FA E5 00 D8 F0 00 F0 06 F0 02 0220: F0 04 F0 FC F0 F8 20 30 02 38 EA 4C 35 02 EA EA 0230: 20 34 02 60 60 4C 00 03 4C 00 02 JUNIOR HEXDUMP: 2FØ,30F 0310: Table 2. These few table 3 instructions could be used to test the program of table 1. The result ED obtained should be the 00ED 27 00. ØØEE Ø9 Ø2. same as table 3. ØØEF 1C 500 0500 58 R 6502 - TRACER ADR. -INSTR.- :A :Y :X NV11DIZC STACK 0200 A9 03 03 00 00 FF-03 03 00 Ø2Ø2 A8 FF-03 03 03 0203 AA FF-0204 A9 09 09 03 03 FF-09 03 03 0206 85 00 FF-09 Ø2Ø8 F8 03 031... FF-03 031... 0209 09 18 FF-020A 65 00 18 03 031... FF-18 03 021... Ø2ØC CA FF-03 021... 020D D0 FA 18 FF-18 03 021... 0209 18 FF-65 00 27 020A 03 021... FF-020C CA 27 03 011... FF-020D D0 FA 27 03 011... FF-0209 18 27 03 011... FF-020A 65 00 36 Ø3 Ø11... FF-020C CA 36 03 001.1. FF-020D DØ FA 36 03 001.1. FF-03 001... 020F 2A 6C FF-Ø21Ø 6A 36 03 001... FF-02111 38 36 03 00 FF-0212 E5 00 27 03 001...1 FF-0214 88 27 02 001...1 FF-0215 D0 FA 27 02 001..1 FF-0211 38 27 02 001..1 FF-00 0212 E5 18 02 001..1 FF-0214 01 88 18 ØØ1..1 0215 DØ FA 18 01 001..1 FF-0211 38 18 01 001..1 FF-00 Ø212 E5 09 01 00 \dots^{1}_{1} FF-0214 88 09 00 00 FF-0215 D0 FA 0217 E5 00 09 00 001.11 FF-00 00 001.11 FF-Ø219 D8 00 00 0011 FF-Ø21A FØ 00 00 00 0011 FF-021C FØ 06 00 00 0011 FF-0224 FØ F8 00 00 0011 FF-00 00 0011 FF-Ø21E FØ Ø2 0222 FØ FC 00 00 0011 FF-0220 FØ 04 00 00 0011 FF-0226 20 30 02 00 00 0011 FD-0229 0230 20 34 02 00 00 0011 FB-0233 0234 60 00 00 0011 FD-0229 0233 60 00 00 0011 FF-0229 38 00 00 0011 FF-022A EA 00 00 0011 FF-Ø22B 4C 35 02 00 00 0011 FF-0235 4C 00 03 00 00 0011 FF-Table 3. This is what 0300 B0 FC 00 00 0011 FFshould appear on the 02FE BØ 02 00 00 0011 FFscreen (or printer) if the Ø3Ø2 BØ F8 00 00 0011 FFprogram of table 2 is run Ø2FC BØ Ø6 00 00 0011 with the aid of TRACER. 0304 Before starting the latter 6C Ø7 Ø3 00 00 0011 FF-0200 A9 03 0202 A8 at \$0500 the start address 03 00 001 FF-03 03 001 FFof the program under test

(\$0200) must be placed in

page zero (\$00ED and

\$00EE).