

Scanned and converted to PDF by HansO, 2001

Chapter 3 page 164-169

8080A/Z80 compatability

8080A/Z80 COMPATIBILITY

Although the Z80 microprocessor can certainly be used on its own merits, one of its important characteristics is its compatibility with the 8080A microprocessor. This compatibility has the following features:

- 1) All 8080A machine language instructions are also Z80 machine language instructions.
- 2) All 8080A registers are also Z80 registers (see Table 3-6).
- 3) Almost all 8080A programs will run on a Z80, with some minor differences to be noted later.
- The Z80 has instructions, registers, and other features not present on the 8080A, so Z80 programs will not generally run on 8080A processors.

Note that this compatibility does not extend to assembly language source statements since Z80 assemblers and 8080A assemblers use different operation code mnemonics. Table 3-7 contains a list of the 8080A mnemonic codes and the corresponding Z80 codes, while Table 3-8 is the same list organized by Z80 codes.

Readers should note the binary coding limitations that this compatibility places on the extra features of the Z80 microprocessor. The 8080A has some unused operation codes (see Table 3-9) that are used for some of the Z80's extra instructions. But there are simply not enough such codes to cover the large number of features in a simple form.

Thus, many of the added Z80 instructions require a 2-byte operation code. The first byte is CB, DD, ED, or FD. Note the following meanings of these codes from Table 3-9:

- CB a register or bit operation
- DD an operation involving register IX
- ED a miscellaneous non-8080A instruction not covered elsewhere
- FD an operation involving register IY

The second byte of the operation code describes the actual operation to be performed.

The end result is that these multi-byte instructions execute rather slowly (and use more memory) because an additional memory access is required. The reader should be aware of this variation in execution times and try to use faster executing instructions when possible. This warning particularly applies to the extra shift

instructions (RLC, RRC, RL, RR, SRA, SRL) and to instructions involving the index registers IX and IY.

There are a few minor incompatibilities between the 8080A and the 280. These are:

- The Z80 uses the P (or P/O) flag to indicate twos complement overflow after arithmetic operations. The 8080A always uses this flag for parity.
- The Z80 and 8080A execute the DAA instruction differently. On the Z80, this instruction will correct decimal subtraction as well as decimal addition. On the 8080A, it will correct only decimal addition.
- 3) The Z80 rotate instructions clear the A_C flag. The 8080A rotate instructions do not affect the A_C flag.

8080A/Z80 ASSEMBLY LEVEL CONVERSION



2-BYTE	l
OPERATION	
CODES	



8080A/Z80

INCOMPATIBILITIES

8080A/Z80 COMPATIBILITY FEATURES

Z80 Register	8080A Register
A	A
A'	None
В	В
В'	None
с	С
C'	None
D	D
D'	None
E	E
E,	None
F	Least Significant Half of PSW
F	None
н	н
н	None
1	None
IX	None
IY	None
L	L
Ľ	None
R	None
PC	PC
SP	SP
Z80 Register Pairs	8080A Register Pairs
BC	В
DE	D
HL	н
AF	PSW
Z80 Flags	8080A Flags
C (Carry)	C (Carry)
H (Half-Carry)	AC (Auxiliary Carry)
N (Subtract)	None
P/O (Parity/Overflow)	P (Parity)
S (Sign)	S (Sign)
Z (Zero)	Z (Zero)

Table 3-6. Register and Flag Correspondence between Z80 and 8080A

The Z80 is not compatible with the extra features of the 8085 microprocessor. The codes used for RIM and SIM on the 8085 are used for relative jumps (NZ and NC) on the Z80.

TIBAING

INCOMPATIBILITIES

8085/Z80

Instruction timings on the 8080A, 8085, and Z80 all differ. Programs that depend on precise instruction timings will therefore execute properly only on the processor for which they were written.

TIMING INCOMPATIBILITIES

The N flag on the Z80 occupies bit 2 of the F register; the corresponding bit in the Processor Status Word of the 8080A is always a logic '1'.

8080A Mnemonic		Z80 Mnemonic		
ACI	data	ADC	A,data	
ADC	reg or M	ADC	A,reg or (HL)	
ADD	reg or M	ADD	A,reg or (HL)	
ADI	data	ADD	A,data	
ANA	reg or M	AND	reg or (HL)	
ANI	data	AND	data	
CALL	addr	CALL	addr	
cc	addr	CALL	C,addr	
СМ	addr	CALL	M,addr	
СМА		CPL		
СМС		CCF		
CMP	reg or M	СР	reg or (HL)	
CNC	addr	CALL	NC,addr	
CNZ	addr	CALL	NZ,addr	
СР	addr	CALL	P,addr	
CPE	addr	CALL	PE,addr	
CPI	data	СР	data	
CPO	addr	CALL	PO,addr	
CZ	addr	CALL	Z,addr	
DAA	-	DAA		
🖡 DAD	rp	ADD	HL,rp	
DCR	reg or M	DEC	reg or (HL)	
DCX	rp	DEC	rp	
DI		DI		
El		EI		
HLT		HALT		
IN	port	IN	A,(port)	
INR	reg or M	INC	reg or (HL)	
INX	rp	INC	rp	
JC	addr	JP	C,addr	
JM	addr	JP	M,addr	
JMP	addr	JP	addr	
JNC	addr	JP	NC,addr	
JP	addr	JP	P,addr	
JNZ	addr	JP	NZ,addr	
JPE	addr	JP	PE,addr	
JPO	addr	JP	PO,addr	
JZ	addr	JP	Z,addr	
LDA	addr	LD	A,(addr)	
LDAX	B or D	LD	A,(BC) or (DE)	

8080A Mnemonic **Z80 Mnemonic** LHLD addr LD HL,(addr) LD rp,data16 LXI rp,data16 reg,reg or (HL) MOV reg,reg or M LD LD reg or (HL),reg MOV reg or M,reg MVI reg or M,data LD reg or (HL),data NOP NOP ORA reg or M OR reg or (HL) OR data ORI data OUT OUT (port),A port JP (HL) PCHL POP POP pr pr PUSH PUSH pr pr RLA RAL RAR RRA RET С RC RET RET RLCA RLC RET м RM RNC RET NC RET NZ RNZ RP RET Ρ RPE RET PE RPO RET PO RRCA RRC RST RST n п RZ RET Ζ SBC reg or M A,reg or (HL) SBB SBI SBC A,data data SHLD addr LD (addr), HL SPHL LD SP,HL STA addr LD (addr), A STAX B or D LD (BC) or (DE),A STC SCF SUB reg or (HL) SUB reg or M SUI data SUB data DE,HL XCHG EΧ XOR reg or (HL) XRA reg or M XRI data XOR data ΕX (SP),HL XTHL

Table 3-7	Correspondence	between	8080A	and	Z80	Mnemonics
-----------	----------------	---------	-------	-----	-----	-----------

ADDA,(xy + disp)JPC,addrJCaddADDHL,rpDADrpJP(HL)PCHLADDIX,ppJPM,addrJMaddADDIY,rrJPNC,addrJNCaddANDdataANIdataJPNZ,addrJNZaddAND(HL)ANAMJPP,addrJPaddANDregANAregJPPE,addrJPEaddAND(xy + disp)JPPO,addrJPOaddBITb,(HL)JPZ,addrJZaddBITb,(xy + disp)JPXyCALLaddrCALLaddrJRdispCALLC,addrCCaddrJRNZ,dispCALLNC,addrCNCaddrJRNZ,dispCALLNZ,addrCNCaddrJRNZ,dispCALLNZ,addrCNZaddrJRJR,addrLDAaddr	ddr ddr ddr ddr ddr ddr ddr ddr ddr ddr
ADCA.regADCregINC $(xy + disp)$ ADC $A,(xy + disp)$ INDINDRADCHL,rpINDRINDRADDA,dataADIdataINIADDA,dataADDMINIRADDA,regADDMINIRADDA,regADDregJPaddrJMP addrADDA,regDADrpJP(HL)PCHLADDHL,rpDADrpJPMaddrJM addrADDHL,rpDADrpJPNC,addrJNC addrADDIX,ppJPNZ,addrJNZ addrANDdataANIdataJPP,addrJP addrANDfataANA regJPP,addrJPE addrAND(xy + disp)JPZ,addrJZ addrBITb,fklJPZ,addrJZ addrBITb,fkgJRC,dispCALLA,addrCCaddrJRNZ,dispCALLNZ,addrCNZ addrIRNZ,dispCALLNZ,addrCNZ addrLDA addrIRNZ,dispCALLNZ,addrCNZ addrLDA (addr)LDA addrA,l addrCALLNZ,addrCPaddrLDA,l addr	ddr ddr ddr ddr ddr ddr ddr ddr
ADCA(xy + disp)INDADCHL,rpINDRADDA,dataADIdataINIADDA,dataADIdataINIADDA,(HL)ADDMINIRADDA,regADDregJPaddrJMPADDA,regADDregJPC,addrJCADDA,regDADrpJP(HL)PCHLADDHL,rpDADrpJPM,addrJMADDIY,rrJPM,addrJNCadANDdataANIdataJPP,addrJPadAND(HL)ANAMJPP,addrJPadAND(xy + disp)JPJPJPadAND(xy + disp)JPZ,addrJZadBITb,(Ru)JPZ,addrJZadBITb,(xy + disp)JRC,dispCALLaddrCCaddrJRNC,dispCALLAddrCCaddrJRNC,dispCALLN2,addrCNZaddrJRA,(BC) or (DE)LDAXBCALLP,addrCPEaddrLDA,(BC) or (DE)LDAXBCALLP,addrCPEaddrLDA,R	ddr ddr ddr ddr ddr ddr ddr ddr
ADCHL,rp—INDR—ADDA,dataADIdataINI—ADDA,dataADIdataINI—ADDA,(HL)ADDMINIR—ADDA,regADDregJPaddrJMPADDA,regADDregJPcaddrJCADDA,regDADrpJPC,addrJCADDHL,rpDADrpJPM,addrJMADDIY,rr—JPM,addrJNCADDiY,rr—JPNC,addrJNCANDdataANIdataJPP,addrJPANDregANAMJPP,addrJPANDregANAregJPPE,addrJZBITb,(HL)——JPZ,addrJZBITb,(xy + disp)—JPZ,addrJZadCALLaddrCCaddrJRMc,disp—CALLaddrCCaddrJRNC,disp—CALLAddrCNZaddrJRNZ,disp—CALLNZ,addrCNZaddrJRA,(addr)LDACALLP,addrCPEaddrLDA,(BC) or (DE)LDAXCALLP,addrCPEaddrLDA,R—CALLP,addrCPEaddrLDA,R—	ddr ddr ddr ddr ddr ddr ddr ddr
ADDA,dataADIdataINI—ADDA,(HL)ADDMINIR—ADDA,regADDregJPaddrJMPADDA,regADDregJPcaddrJCADDA,(xy + disp)—JPC,addrJCaddrADDHL,rpDADrpJP(HL)PCHLADDIX,pp—JPM,addrJMaddrADDIY,rr—JPNC,addrJNCaddrANDdataANIdataJPNZ,addrJNZaddrANDfegANAMJPP,addrJPaddrANDregANAregJPPE,addrJPEaddrAND(xy + disp)——JPZ,addrJZaddrBITb,(HL)——JPZ,addrJZaddrBITb,(xy + disp)—JRC,disp—CALLcaddrCCaddrJRNZ,disp—-CALLA,addrCNCaddrJRNZ,disp—-CALLN,addrCNCaddrJRNZ,disp—-CALLN,addrCNCaddrJRNZ,disp—-CALLN,addrCPaddrLDA,(BC) or (DE)LDAAddrCALLP,addrCPEaddrLDA,R— <td>ddr ddr ddr ddr ddr ddr ddr ddr</td>	ddr ddr ddr ddr ddr ddr ddr ddr
ADDA,(HL)ADDMINIR—ADDA,regADDregJPaddrJMPaddrADDA,(xy + disp)—JPC,addrJCaddrADDHL,rpDADrpJP(HL)PCHLADDIX,pp—JPM,addrJMaddrADDIY,rr—JPNC,addrJNCaddrANDdataANIdataJPNZ,addrJNZaddrANDfegANAMJPP,addrJPaddrANDregANAregJPPE,addrJPEaddrANDregANAregJPPE,addrJPOaddrBITb,(HL)—JPJPZ,addrJZaddrBITb,(xy + disp)—JPZ,addrJZaddrCALLcAdrCCaddrJRC,disp—CALLcAdrCCaddrJRNZ,disp—CALLcAdrCCaddrJRNZ,disp—CALLNZ,addrCNCaddrJRNZ,disp—CALLNZ,addrCNZaddrJRA,(addr)LDAaddrCALLNZ,addrCNZaddrJRA,(addr)LDAaddrCALLNZ,addrCNZaddrJRLDAA,—CALLNZ,addrCPaddrLDA,(BC) or (DE) <td>ddr ddr ddr ddr ddr ddr ddr ddr</td>	ddr ddr ddr ddr ddr ddr ddr ddr
ADDAregADDregJPaddrJMPaddrADDA,(xy + disp)JPC,addrJCaddrADDHL,rpDADrpJP(HL)PCHLADDIX,ppJPM,addrJMaddrADDIY,rrJPNC,addrJNCaddrANDdataANIdataJPNZ,addrJNZaddrANDfegANAMJPP,addrJPaddrANDregANAregJPPE,addrJPEaddrANDregANAregJPPE,addrJZaddrAND(xy + disp)JPZ,addrJZaddrBITb,(HL)JPZ,addrJZaddrBITb,(xy + disp)JRC,dispCALLc,addrCALLaddrJRMRaddrCALLc,addrCCaddrJRNZ,dispCALLC,addrCNCaddrJRNZ,dispCALLNZ,addrCNZaddrLDA,(BC) or (DE)LDAaddrCALLP,addrCPaddrLDA,(BC) or (DE)LDAXBCALLP,addrCPEaddrLDA,RCALLP,addrCPEaddrLDA,RCALL <td< td=""><td>ddr ddr ddr ddr ddr ddr ddr ddr</td></td<>	ddr ddr ddr ddr ddr ddr ddr ddr
ADDA,(xy + disp)JPC,addrJCaddADDHL,rpDADrpJP(HL)PCHLADDIX,ppJPM,addrJMaddADDIY,rrJPNC,addrJNZaddANDdataANIdataJPNZ,addrJNZaddAND(HL)ANAMJPP,addrJPaddrANDregANAregJPPE,addrJPEaddrAND(xy + disp)JPZ,addrJZaddrBITb,(HL)JPZ,addrJZaddrBITb,(xy + disp)JPZ,addrJZaddrCALLaddrCALLaddrJRdispCALLc,addrCCaddrJRNZ,dispCALLK,addrCNCaddrJRNZ,dispCALLNC,addrCNZaddrJRZ,dispCALLNZ,addrCNZaddrLDA,(addr)LDAaddrCALLNZ,addrCPaddrLDA,(BC) or (DE)LDAXBCALLP,addrCPEaddrLDA,RCALLP,addrCPEaddrLDA,RCALLP,addrCPEaddrLDA,RCALLP,ad	ddr ddr ddr ddr ddr ddr ddr ddr
ADDHL,rpDADrpJP(HL)PCHLADDIX,pp—JPM,addrJMacADDIY,rr—JPNC,addrJNCacANDdataANIdataJPNZ,addrJNZacAND(HL)ANAMJPP,addrJPacANDregANAregJPPE,addrJPEacAND(xy + disp)——JPPO,addrJPOacBITb,(HL)——JPZ,addrJZacBITb,(xy + disp)—JPZ,addrJZacCALLaddrCALLaddrJRC,disp—CALLc,addrCCaddrJRNZ,disp—CALLK,addrCNCaddrJRNZ,disp—CALLNC,addrCNCaddrJRZ,disp—CALLNZ,addrCNZaddrLDA,(addr)LDAacCALLP,addrCPaddrLDA,(BC) or (DE)LDAXBCALLP,addrCPEaddrLDA,R——CALLP,addrCPEaddrLDA,R——CALLP,addrCPEaddrLDA,R——CALLP,addrCPEaddrLDA,R——CALLP,addrCPEaddrLDA,	ddr ddr ddr ddr ddr ddr
ADDIX,pp—JPM,addrJMADDIY,rr—JPM,addrJMaddrANDdataANIdataJPNC,addrJNZaddrANDdataANAMJPP,addrJPaddrAND(HL)ANAMJPP,addrJPaddrANDregANAregJPPE,addrJPEaddrAND(xy + disp)—JPJPAddrJZaddrBITb,(HL)—JPZ,addrJZaddrBITb,(xy + disp)—JRC,disp——CALLaddrCALLaddrJRdisp——CALLc,addrCCaddrJRNZ,disp——CALLC,addrCNCaddrJRNZ,disp——CALLN,addrCNCaddrJRJRNZ,disp—CALLN,addrCNCaddrJRJRNZ,disp—CALLNZ,addrCNZaddrLDA,(addr)LDAaddrCALLNZ,addrCPaddrLDA,(BC) or (DE)LDAXBCALLP,addrCPEaddrLDA,R——CALLP,addrCP0addrLDA,R——CALLZ,addrCZaddrLDA,R——	ddr ddr ddr ddr ddr
ADDIY,rr—JPNC,addrJNCaddrANDdataANIdataJPNZ,addrJNZaddrAND(HL)ANAMJPP,addrJPaddrANDregANAregJPPE,addrJPEaddrAND(xy + disp)—JPJPPO,addrJPOaddrBITb,(HL)—JPZ,addrJZaddrBITb,(xy + disp)—JPZ,addrJZaddrCALLaddrCALLaddrJRC,disp—CALLc,addrCCaddrJRNZ,disp—CALLK,addrCNCaddrJRNZ,disp—CALLNC,addrCNCaddrJRJR,disp—CALLNZ,addrCNZaddrLDA,(addr)LDACALLP,addrCPaddrLDA,(BC) or (DE)LDAXCALLP,addrCPEaddrLDA,R—CALLPO,addrCPOaddrLDA,R—CALLZ,addrCZaddrLDA,RA	ddr ddr ddr ddr ddr
ANDdataANIdataJPNZ,addrJNZaddrAND(HL)ANAMJPP,addrJPaddrANDregANAregJPPE,addrJPEaddrAND(xy + disp)—JPJPPO,addrJPOaddrBITb,(HL)—JPZ,addrJZaddrBITb,(xy + disp)—JPZ,addrJZaddrCALLaddrCALLaddrJRdisp—CALLc,addrCCaddrJRNZ,disp—CALLC,addrCCaddrJRNZaddrCALLN,addrCMaddrJRNZ,disp—CALLN,addrCNCaddrJRNZ,disp—CALLNZ,addrCNZaddrLDA,(addr)LDACALLNZ,addrCPaddrLDA,(addr)LDACALLP,addrCPaddrLDA,(BC) or (DE)LDAXCALLPO,addrCPOaddrLDA,R—CALLZ,addrCZaddrLDA,R—	ddr ddr ddr ddr
AND(HL)ANAMJPP,addrJPadANDregANAregJPPE,addrJPEadAND(xy + disp)JPPO,addrJPOadBITb,(HL)JPZ,addrJZadBITb,regJPxydispCALLaddrCALLaddrJRdispCALLc,addrCCaddrJRNC,dispCALLC,addrCCaddrJRNZ,dispCALLN,addrCNCaddrJRJR, NZ,dispCALLNC,addrCNZaddrLDA,(addr)LDAadCALLP,addrCPaddrLDA,(BC) or (DE)LDAXBCALLPO,addrCPOaddrLDA,RCALLPO,addrCPOaddrLDA,RCALLZ,addrCZaddrLDA,R	ddr ddr ddr
ANDregANAregJPPE,addrJPEaddrAND(xy + disp)—JPPO,addrJPOaddrBITb,(HL)—JPZ,addrJZaddrBITb,reg—JPxy—BITb,(xy + disp)—JRC,disp—CALLaddrCALLaddrJRdisp—CALLc,addrCCaddrJRNC,disp—CALLC,addrCCaddrJRNZ,disp—CALLNC,addrCNCaddrJRNZ,disp—CALLNC,addrCNZaddrLDA,(addr)LDAaddrCALLP,addrCPaddrLDA,(BC) or (DE)LDAXBCALLPO,addrCPOaddrLDA,R—CALLZ,addrCZaddrLDA,RA	ddr ddr
AND(xy + disp)—JPPO,addrJPOaddrBITb,(HL)—JPZ,addrJZaddrBITb,reg—JPXy—BITb,(xy + disp)—JRC,disp—CALLaddrCALLaddrJRdisp—CALLc,addrCCaddrJRNC,disp—CALLC,addrCCaddrJRNZ,disp—CALLN,addrCMaddrJRNZ,disp—CALLNC,addrCNCaddrJRZ,disp—CALLNZ,addrCNZaddrLDA,(addr)LDACALLP,addrCPaddrLDA,(BC) or (DE)LDAXCALLPO,addrCPOaddrLDA,R—CALLZ,addrCZaddrLDA,R—	ddr
BITb,(HL)JPZ,addrJZaddrBITb,regJPxyBITb,(xy + disp)JRC,dispCALLaddrCALLaddrJRdispCALLc,addrCCaddrJRNC,dispCALLC,addrCCaddrJRNZ,dispCALLM,addrCMaddrJRNZ,dispCALLNC,addrCNCaddrJRZ,dispCALLNZ,addrCNZaddrLDA,(addr)LDAaddrCALLP,addrCPaddrLDA,(BC) or (DE)LDAXBCALLPE,addrCPEaddrLDA,RCALLZ,addrCZaddrLDA,R	
BITb,regJPxyBITb,(xy + disp)JRC,dispCALLaddrCALLaddrJRdispCALLc,addrCCaddrJRNC,dispCALLC,addrCCaddrJRNZ,dispCALLM,addrCMaddrJRNZ,dispCALLNC,addrCNCaddrJRZ,dispCALLNZ,addrCNZaddrLDA,(addr)LDACALLP,addrCPaddrLDA,(BC) or (DE)LDAXCALLPE,addrCPEaddrLDA,RCALLZ,addrCZaddrLD(addr),ASTA	dar
BITb,(xy + disp)JRC,dispCALLaddrCALLaddrJRdispCALLc,addrCCaddrJRNC,dispCALLC,addrCMaddrJRNZ,dispCALLM,addrCMaddrJRNZ,dispCALLNC,addrCNCaddrJRZ,dispCALLNC,addrCNZaddrLDA,(addr)LDACALLP,addrCPaddrLDA,(BC) or (DE)LDAXCALLPE,addrCPEaddrLDA,RCALLPO,addrCZaddrLD(addr),ASTA	
CALLaddrCALLaddrJRdispCALLC,addrCCaddrJRNC,dispCALLM,addrCMaddrJRNZ,dispCALLNC,addrCNCaddrJRZ,dispCALLNC,addrCNCaddrJRZ,dispCALLNZ,addrCNZaddrLDA,(addr)LDACALLP,addrCPaddrLDA,(BC) or (DE)LDAXCALLPE,addrCPEaddrLDA,ICALLPO,addrCPOaddrLDA,RCALLZ,addrCZaddrLD(addr),ASTA	
CALLC,addrCCaddrJRNC,disp—CALLM,addrCMaddrJRNZ,disp—CALLNC,addrCNCaddrJRZ,disp—CALLNZ,addrCNZaddrJRZ,disp—CALLNZ,addrCNZaddrLDA,(addr)LDACALLP,addrCPaddrLDA,(BC) or (DE)LDAXCALLPE,addrCPEaddrLDA,I—CALLPO,addrCPOaddrLDA,R—CALLZ,addrCZaddrLD(addr),ASTA	
CALLM,addrCMaddrJRNZ,disp—CALLNC,addrCNCaddrJRZ,disp—CALLNZ,addrCNZaddrLDA,(addr)LDACALLP,addrCPaddrLDA,(addr)LDACALLP,addrCPaddrLDA,(BC) or (DE)LDAXCALLPE,addrCPEaddrLDA,I—CALLPO,addrCPOaddrLDA,R—CALLZ,addrCZaddrLD(addr),ASTA	
CALLNC,addrCNCaddrJRZ,disp—CALLNZ,addrCNZaddrLDA,(addr)LDAaddrCALLP,addrCPaddrLDA,(BC) or (DE)LDAXBCALLPE,addrCPEaddrLDA,(I—CALLPO,addrCPOaddrLDA,R—CALLZ,addrCZaddrLD(addr),ASTA	
CALLNZ,addrCNZaddrLDA,(addr)LDAaddrCALLP,addrCPaddrLDA,(BC) or (DE)LDAXBCALLPE,addrCPEaddrLDA,I—CALLPO,addrCPOaddrLDA,R—CALLZ,addrCZaddrLD(addr),ASTA	
CALLP,addrCPaddrLDA,(BC) or (DE)LDAXBCALLPE,addrCPEaddrLDA,1—CALLPO,addrCPOaddrLDA,R—CALLZ,addrCZaddrLD(addr),ASTA	
CALLPE,addrCPEaddrLDA,I—CALLPO,addrCPOaddrLDA,R—CALLZ,addrCZaddrLD(addr),ASTA	orD
CALL PO,addr CPO addr LD A,R — CALL Z,addr CZ addr LD (addr),A STA ad	010
CALL Z,addr CZ addr LD (addr),A STA ad	
	-tete
	ddr
CP (HL) CMP M LD (addr),SP —	
CP reg CMP reg LD (addr),xy —	
	or D
CPD — LD BC or DE,(addr) —	
	dr
	,data
	,reg
CPL CMA LD I,A	Ŧ
DAA DAA LD R,A -	
DEC (HL) DCR M LD reg,data MVI re	g,data
DEC reg DCR reg LD reg,(HL) MOV re	g,M
DEC rp DCX rp LD reg,reg MOV re	ig,reg
DEC xy LD reg.(xy + disp)	
DEC (xy + disp) — LD rp,data16 LXI rp	,data 16
DI LD SP,(addr)	
DJNZ disp	
El El LD SP,xy —	
EX AF,AF' — LD xy,data16 —	
EX DE,HL XCHG LD xy,(addr) —	
EX (SP),HL XTHL LD (xy + disp),data —	
EX (SP),xy — LD (xy + disp),reg —	
EXX — LOD —	
HALT HLT LDDR	
IM m — LDI —	
IN A,(port) IN port LDIR —	
IN reg,(C) — NEG —	
INC (HL) INR M NOP NOP	
INC reg INR reg OR data ORI da	

Table 3-8. Correspondence between Z80 and 8080A Mnemonics

- indicates that there is no corresponding instruction.

Z80 Mnemonic		8080A Mnemonic	
OR	(HL)	ORA	м
OR	reg	ORA	reg
OR	(xy + disp)		
OTDR		-	
OTIR		-	
OUT	(C),reg		
OUT	(port),A	OUT	port
OUTD		-	
OUTI		—	
POP	pr	POP	pr
POP	ху		
PUSH	pr	PUSH	pr
PUSH	xy	—	
RES	b,(HL)		
RES	b,reg	- 1	
RES	b,(xy + disp)		
RET		RET	
RET	с	RC	
RET	M	RM	
RET	NC	RNC	
RET	NZ	RNZ	
RET	Р	RP	
RET	PE	RPE	
RET	PO	RPO	
RET	z	RZ	
RET1			
RETN		—	
RL	(HL)	_	
RL	reg	—	
RL	(xy + disp)	—	
RLA		RAL	
RLC	(HL)	—	
RLC	reg	—	
RLC	(xy + disp)		
RLCA		RLC	
RLD			

Table 3-8. Correspondence between Z80 and 8080A Mnemonics (Continued)

Z80 Mnemonic		8080A M	Inemonic
RR	(HL)	_	
RR	reg	—	
RR	(xy + disp)	-	
RRA		RAR	
RRC	(HL)	_	
RRC	reg	—	
RRC	(xy + disp)		
RRCA		RRC	
RRD		_	
RST	n	RST	n
SBC	A,data	SBI	data
SBC	A,(HL)	SBB	м
SBC	A,reg	SBB	reg
SBC	A,(xy + disp)	—	
SBC	HL,rp	-	
SCF		STC	
SET	b,(HL)	—	
SET	b,reg	—	
SET	b,(xy + disp)	-	
SLA	(HL)		
SLA	reg	—	
SLA	(xy + disp)		
SRA	(HL)	—	
SRA	reg	—	
SRA	(xy + disp)		
SRL	(HL)	-	
SRL	reg	—	
SRL	(xy + disp)	-	
SUB	data	SUI	data
SUB	(HL)	SUB	M
SUB	reg	SUB	reg
SUB	(xy + disp)	—	
XOR	data	XRI	data
XOR	(HL)	XRA	М
XOR	reg	XRA	reg
XOR	(xy + disp)		

- indicates that there is no corresponding instruction

8080A Operation Code	280 Use
08	EX AF,AF'
10	DJN7 disp
18	JR disp
20 (RIM on 8085)	JR NZ,disp
28	JR Z,disp
30 (SIM on 8085)	JR NC,disp
38	JR C,disp
СВ	BIT, RES, RL, RLC, RR, RRC, SET, SLA, SRA, SRL
D9	EXX
DD	All instructions involving Register IX.
ED	ADC HL,rp LD A,I NEG
	CPD LD A,R OTDR
	CPDR LD (addr),rp OTIR
	CPI LD I,A OUT (C),reg
	CPIR LD R,A OUTD
	IM m LD rp,(addr) OUTI
	IN reg.(C) LDD RETI
	IND LDDR RETN
	INDR LDI RLD
	INI LDIR RRD
	INIR SBC HL,rp
FD	All instructions involving Register IY.

Table 3-9. Unused 8080A Operation Codes and Their Z80 Meanings