

Scanned and converted to PDF by HansO, 2001
Chapter 3 page 1-42

Contents (Continued)

Chapter		Page
3	The Z80 Assembly Language Instruction Set	3-1
	CPU Registers and Status Flags	3-2
	Z80 Memory Addressing Modes	3-4
	Implied	3-5
	Implied Block Transfer with Auto-Increment/Decrement	3-7
	Implied Stack	3-8
	Indexed	3-10
	Direct	3-11
	Program Relative	3-12
	Base Page	3-13
	Register Direct	3-14
	Immediate	3-15
	Abbreviations	3-18
	Instruction Mnemonics	3-21
	Instruction Object Codes	3-21
	Instruction Execution Times	3-21
	Status	3-21
	Instruction Descriptions	3-43
	8080A/Z80 Compatibility	3-164
	Zilog Z80 Assembler Conventions	3-170
	Assembler Field Structure	3-170
	Labels	3-170
	Reserved Names	3-170
	Pseudo-operations	3-170
	Examples	3-171
	Labels with Pseudo-operations	3-172
	Addresses	3-172
	Conditional Assembly	3-174
	Macros	3-174

In this PDF: Chapter 3 page 1-42

Chapter 3 THE Z80 ASSEMBLY LANGUAGE INSTRUCTION SET

We are now ready to start writing assembly language programs. We begin in this chapter by defining the individual instructions of the Z80 assembly language instruction set, plus the syntax rules of the Zilog assembler.

We do not discuss any aspects of microcomputer hardware, signals, interfaces, or CPU architecture in this book. This information is described in detail in An Introduction to Microcomputers: Volume 2 — Some Real Microprocessors and Volume 3 — Some Real Support Devices, while Z80 Programming for Logic Design discusses assembly language as an extension of digital logic. In this book, we look at programming techniques from the assembly language programmer's viewpoint, where pins and signals are irrelevant and there are no important differences between a minicomputer and a microcomputer.


Interrupts, direct memory access, and the Stack architecture for the Z80 will be described in later chapters of this book, in conjunction with assembly language programming discussions of the same subjects.

This chapter contains a detailed definition of each assembly language instruction. These definitions are identical to those found in Chapter 6 of Z80 Programming for Logic Design.

The detailed description of individual instructions is preceded by a general discussion of the Z80 instruction set that divides instructions into those which are commonly used, infrequently used, and rarely used. If you are an experienced assembly language programmer, this categorization is not particularly important — and, depending on your own programming prejudices, it may not even be accurate. If you are a novice assembly language programmer, we recommend that you begin by writing programs using only instructions in the "commonly used" category. Once you have mastered the concepts of assembly language programming, you may examine other instructions and use them where appropriate.

CPU REGISTERS AND STATUS FLAGS

The CPU registers and status flags for the Z80 may be illustrated as follows:



The Accumulator is the primary source and destination for one-operand and two-operand instructions. For example, the shortest and fastest data transfers between the CPU and I/O devices are performed through the Accumulator. In addition, more Memory Reference instructions move data between the Accumulator and memory than between any other register and memory. All 8-bit arithmetic and Boolean instructions take one of the operands from the Accumulator and return the result to the Accumulator. An instruction must therefore load the Accumulator before the Z80 can perform any 8-bit arithmetic or Boolean operations.

The B, C, D, E, H, and L registers are all secondary registers. Data stored in any of these six registers may be accessed with equal ease; such data can be moved to any other register or can be used as the second operand in two-operand instructions.

There are, however, some important differences in the functions of Registers B. C. D. E. H. and L.

Registers H and L are the primary Data Pointer for the Z80. That is to say, you will normally use these two registers to hold the 16-bit memory address of data being accessed. Data may be transferred between any registers and the memory location addressed by H and L. Since HL is the primary Data Pointer, it often takes fewer bytes of object code and less instruction cycles to perform operations with it. The Z80 programmer should try to address data memory via Registers H and L whenever possible.

Within your program logic, always reserve Registers H and L to hold a data memory address.

Registers B, C, D, and E provide secondary data storage; frequently, the second operand for two-operand instructions is stored in one of these four registers. (The first operand is stored in the Accumulator, which is also the destination for the result.)

There are a limited number of instructions that treat Registers B and C, or D and E, as 16-bit Data Pointers. But these instructions move data between memory and the Accumulator only.

In your program logic you should normally use Registers B, C, D, and E as temporary storage for data or addresses.

Registers IX and IY are index registers. They provide a limited indexing capability of the type described in An Introduction to Microcomputers: Volume 1 for short instructions.

The alternate registers F', A', B', C', D', E', H', and L' provide a duplicate set of general purpose registers. Just two single-byte Exchange instructions select and deselect all alternate registers; one instruction exchanges AF and the alternate AF' as a register pair, and one instruction exchanges BC, DE, and HL with the alternate BC', DE', and HL'. Once selected, all subsequent register operations are performed on the active set until the next exchange selects the inactive set. The alternate registers can be reserved for use when a fast interrupt response is required. Or, they may be used in any desired way by the programmer.

There are a number of instructions that handle 16 bits of data at a time. These instructions refer to pairs of CPU registers as follows:

F	and	Α
В	and	С
D	and	Е
Н	and	L
F'	and	A'
B'	and	C'
D'	and	E'
H'	and	L'
		~~
High-		Low-
order		order
byte		byte

The combination of the Accumulator and flags, treated as a 16-bit unit, is used only for Stack operations and alternate register switches. Arithmetic operations access B and C, D and E, or H and L as 16-bit data units.

The Carry status flag holds carries out of the most significant bit in any arithmetic operation. The Carry flag is also included in Shift instructions; it is reset by Boolean instructions.

The Subtract flag is designed for internal use during decimal adjust operations. This flag is set to 1 for all Subtract instructions and reset to 0 for all Add instructions.

The Parity/Overflow flag is a multiple use flag, depending on the operation being performed. For arithmetic operations, it is an overflow flag. For input, rotate, and Boolean operations, it is a parity flag, with 1 = even parity and 0 = odd parity. During block transfer and search operations, it remains set until the byte counter decrements to zero; then it is reset to zero. It is also set to the current state of the interrupt enable flip-flop (IFF2) when a LD A,I or LD A,R instruction is executed.

The Zero flag is set to 1 when any arithmetic or Boolean operation generates a zero result. The Zero status is set to 0 when such an operation generates a non-zero result.

The Sign status flag acquires the value of the most significant bit of the result following the execution of any arithmetic or Boolean instruction.

The Auxiliary Carry status flag holds any carry from bit 3 to 4 resulting from the execution of an arithmetic instruction. The purpose of this status flag is to simplify Binary-Coded-Decimal (BCD) operations; this is the standard use of an Auxiliary Carry status flag as described in An Introduction to Microcomputers: Volume 1, Chapter 3.

All of the above status flags keep their current value until an instruction that modifies them is executed. Merely changing the value of the Accumulator will not necessarily change the value of the status flags. For example, if the Zero flag is set, and a load immediate to the Accumulator is executed, that causes the Accumulator to acquire a non-zero value; the value of the Zero flag remains unchanged.

The 16-bit Stack Pointer allows you to implement a Stack anywhere in addressable memory. The size of the Stack is limited only by the amount of addressable memory present. In reality you will rarely use more than 256 bytes of memory for your Stack. You should use the Stack for accessing subroutines and processing interrupts. Do not use the Stack to pass parameters to subroutines. This is not very efficient within the limitations of the Z80 instruction set. The Z80 Stack is started at its highest address. A Push decrements the Stack Pointer contents; a Pop increments the Stack Pointer contents.

The Interrupt Vector register and the Refresh register are special-purpose registers not normally used by the programmer.

The Interrupt Vector register is used to store the page address of an interrupt response routine; the location on the page is provided by the interrupting device. This scheme allows the address of the interrupt response routine to be changed while still providing a very fast response time for the interrupting device.

The Refresh register contains a memory refresh counter in the low-order seven bits. This counter is incremented automatically after each instruction fetch and provides the next refresh address for dynamic memories. The high-order bit of the Refresh register will remain set or reset, depending on how it was loaded at the last LD R,A instruction.

Z80 MEMORY ADDRESSING MODES

The Z80 provides extensive addressing modes. These include:


- · Implied
- · Implied Block Transfer with Auto-Increment/Decrement
- Implied Stack
- · Indexed
- Direct
- Program Relative
- · Base Page
- · Register Indirect
- Immediate

Implied

In implied memory addressing, the H and L registers hold the address of the memory location being accessed. Data may be moved between the identified memory location and any one of the seven CPU registers A, B, C, D, E, H, or L. For example, the instruction

LD C,(HL)


loads the C register with the contents of the memory location currently pointed to by HL. This is illustrated as follows:



A limited number of instructions use Registers B and C or D and E as the Data Pointer. These instructions move data between the Accumulator and the memory location addressed by Registers B and C or Registers D and E. The instruction

LD (BC),A

stores the contents of A into the memory location currently addressed by Register Pair BC. This is illustrated as follows:




Implied Block Transfer With Auto-Increment/Decrement

Block Transfer and Search instructions operate on a block of data whose size is set by the programmer as the contents of the BC register pair. In this form of addressing, a byte of data is moved from the memory location addressed by HL to the memory location addressed by DE; then HL and DE are incremented and BC is decremented. Data transfer continues until BC reaches zero, at which point the instruction is terminated. Variations include allowing other instructions to follow each data transfer, with the programmer supplying the loopback; auto-decrementing HL and DE instead of auto-incrementing; and a complementary set of Block Search instructions that compare the memory byte addressed by HL with the contents of the A register, setting a flag if a match is found.

The Load, Increment, and Repeat instruction

LDIR

is illustrated as follows:




A similar group of Input/Output instructions is provided, allowing a block of data to be input or output between memory and an I/O device. The I/O port number is taken as the contents of the C register, with the single B register used as the byte counter. Memory is addressed by HL.

Implied Stack

Since the Stack is part of Read/Write memory, we must consider Stack instructions as Memory Reference instructions. **Push and Pop instructions move two bytes of data between a register pair and the addressed Stack Pointer location,** i.e., current top-of-stack. The Z80 Stack address is decremented with each Push and incremented with each Pop. The instruction

PUSH DE


is illustrated as follows:



The Z80 also has instructions that exchange the two top-of-stack bytes with a 16-bit register — HL or one of the two index registers. The instruction

EX (SP),HL


is illustrated as follows:



Indexed

The Z80 has two 16-bit index registers, called IX and IY. They may be used interchangeably. All memory reference operations for which (HL) can be specified can alternatively be specified as an indexed operation. The difference between implied addressing using HL and indexed addressing using IX and IY is that the index operand includes a displacement value that is added to the index address. In the instruction

the memory address is the sum of the contents of the IX register and 40_{16} . This may be illustrated as follows:



Direct

Direct addressing can be used to load the Accumulator with any 8-bit value from memory, load BC, DE, HL, SP, IX, or IY with any 16-bit memory value, and jump or call subroutines direct at any memory location. The 16-bit direct address is stored in the last two bytes of the instruction, in low-byte high-byte order (this is the reverse of the standard high-low scheme).


The instruction

LD A, (NETX)

loads the A register with the contents of the memory location addressed by the label NETX. The instruction

LD HL,(1FFH)

loads the L register with the contents of memory location 01FF $_{16}$ and the H register with the contents of memory location 0200 $_{16}$. This may be illustrated as follows:



LD HL,(1FFH)

7	6	5	4	3	2	1	0	
								Load HL Direct instruction
1	1	1	1	1	1	1	1	Direct address - low byte
0	0	0	0	0	0	0	1	Direct address - High byte

The direct Jump instructions provide jumps and jumps-to-subroutines, both unconditional and conditional. These are all 3-byte instructions, with the direct address stored in the second and third bytes of the instruction, as shown above for Load Direct.

There are three additional addressing modes used by Z80 Branch instructions: program relative, base page, and register indirect. In general, they are shorter and/or faster than direct jumps but may have more limited addressing capabilities.


Program Relative

Jump Relative instructions provide program relative addressing in the range -126, +129 bytes from the first byte of the Program Relative instruction. These instructions are all 2-byte instructions, with the signed displacement value stored in the second byte of the instruction. There are unconditional and conditional relative jumps, as well as a Decrement and Jump & Not Zero instruction (DJNZ) that facilitates loop control.

Given the instruction

JR SRCH

assume that SRCH is a label addressing a location $5A_{16}$ bytes up in memory from the JR op-code byte. The operation may be illustrated as follows:



Base Page


The Z80 has a **modified base page addressing** mode for the Restart instruction. This is a special Call instruction that **allows a single-byte instruction to jump to one of eight subroutines located at specific points in lower core.** The effective address is calculated from a 3-bit code stored in the instruction, as follows:

Lower Core Address	3-Bit Code
00H	000
08H	001
10H	010
18H	011
20H	100
28H	101
30H	110
38H	111

The decoded address value is loaded into the low-order byte of the Program Counter; the high-order byte of the Program Counter is set to zero. For example, the instruction

RST 00H

is illustrated as follows:




Register Indirect

In standard indirect addressing, a memory location contains the effective address, and the instruction specifies the address of the memory location containing the effective address. In register indirect addressing, a register contains the effective address, and the instruction specifies which of the registers contains the effective address. Note that for a Load, for instance, this is just another way of describing implied addressing. However, the Z80 has Jump instructions that allow a jump to the memory location whose address is contained in the specified register. This is a form of indirect addressing, and is described separately because, while most microcomputers have implied addressing, very few have register indirect jumps.

The instruction

JP (HL)

directs that a jump is to be taken to the memory location whose address is contained in HL. This may be illustrated as follows:



Immediate


Some texts identify Immediate instructions as Memory Reference instructions. An Immediate instruction is a 2-, 3-, or 4-byte instruction in which the last one or two bytes hold fixed data that is loaded into a register or memory location. **The Z80 provides Immediate instructions to:**

- · load 8-bit data into any of the 8-bit registers,
- · load 16-bit data into any of the register pairs or 16-bit registers,
- · store 8-bit data into any memory location using implied or indexed addressing,
- perform arithmetic and logical operations using the Accumulator and 8-bit immediate data.

The instruction

LD BC.0BCH

loads the immediate data value BC₁₆ into Register Pair BC. This may be illustrated as follows:






Table 3-1. Frequently Used Instructions of the Z80

Instruction Code	Meaning
ADC A ADD AND CALL addr CALL cond.addr CP DEC DJNZ IN INC JR JR cond.addr LD reg.(HL) LD A.(addr) LD data LD (HL).reg LD (addr).A LD dst.src OUT POP PUSH RET RET cond RLA RRA SLA SRL SUB	Add with Carry to Accumulator Add Logical AND Call Subroutine Call Conditional Compare Decrement Decrement and Jump If Not Zero Input Increment Jump Relative Jump Relative Conditional Load Register Load Accumulator Direct Load Immediate Store Register Store Accumulator Direct Move Register-to-Register Output Pop from Stack Push to Stack Return from Subroutine Return Conditional Rotate Accumulator Left Through Carry Rotate Accumulator Right Through Carry Shift Left Arithmetic Shift Right Logical Subtract

Table 3-2. Occasionally Used Instructions of the Z80

		lally Used Instructions of the 280
Instruction	n- Code	Meaning
JP	addr cond,addr A, (BC) or (DE) HL. (addr) eg, (xy+disp) p. (addr) ky, (addr) BC) or (DE), A addr), HL xy+disp), reg addr), rp addr), xy HL), data xy+disp), data	Test Bit Compare, Decrement, (Repeat) Compare, Increment, (Repeat) Complement Accumulator Decimal Adjust Accumulator Disable Interrupts Enable Interrupts Exchange Halt Input, Decrement, (Repeat) Input, Increment, (Repeat) Input, Increment, (Repeat) Jump Jump Conditional Load Accumulator Secondary Load HL Direct Load Register Indexed Load Register Pair Direct Store Accumulator Secondary Store HL Direct Store Register Indexed Store Register Indexed Store Register Pair Direct Store Index Register Direct Store Inmediate to Memory Store Immediate to Memory Store Immediate to Memory Store Immediate to Memory Store Immediate to Memory Store Index Register Direct Store Register Pair Direct Store Register Direct Store Register Pair Direct Store Register Pair Direct Store Register Pair Direct Store Register Pair Direct Store Register Direct Store Register Pair Direct Store Register Pair Direct Store Register Direct Store Register Pair Direct Store Regi

Table 3-3. Seldom Used Instructions of the Z80

Instruction Code	Meaning
ADC HL,rp	Add Register Pair with Carry to HL
CCF	Complement Carry Flag
EXX	Exchange Register Pairs and Alternatives
IM n	Set Interrupt Mode
RETN	Return from Non-Maskable Interrupt
RLD	Rotate Accumulator and Memory Left Decimal
RRD	Rotate Accumulator and Memory Right Decimal
RST	Restart
SBC	Subtract with Carry (Borrow)
SCF	Set Carry Flag
LD A,I	Load Accumulator from Interrupt Vector Register
LD A,R	Load Accumulator from Refresh Register
LD I,A	Store Accumulator to Interrupt Vector Register
LD R,A	Store Accumulator to Refresh Register
LD SP,HL	Move HL to Stack Pointer
LD SP,xy	Move Index Register to Stack Pointer

ABBREVIATIONS

These are the abbreviations used in this chapter:

Inese are the ab	previations used in this chapter:
A,F,B,C,D,E,H,L	The 8-bit registers. A is the Accumulator and F is the Flag Word.
AF',BC',DE',HL'	The alternate register pairs
addr	A 16-bit memory address
x(p)	Bit b of 8-bit register or memory location x
cond	Condition for program branching. Conditions are: NZ - Non-Zero (Z = 0) Z - Zero (Z = 1) NC - Non-carry (C = 0) C - Carry (C = 1) PO - Parity Odd (P = 0) PE - Parity Even (P = 1) P - Positive Sign (S = 0) M - Negative Sign (S = 1)
data	An 8-bit binary data unit
data16	A 16-bit binary data unit
disp	An 8-bit signed binary address displacement
××(HI)	The high-order 8 bits of a 16-bit quantity xx
1	Interrupt Vector register (8 bits)
IX IY	The Index registers (16 bits each)
label	A 16-bit instruction memory address
xx(LO)	The low-order 8 bits of a 16-bit quantity xx
LSB	Least Significant Bit (Bit 0)
MSB	Most Significant Bit (Bit 7)
PC	Program Counter
port	An 8-bit I/O port address

```
Any of the following register pairs:
pr
                       BC
                      DE
                      HL
                      ΑF
R
                    The Refresh register (8 bits)
                    Any of the following registers:
reg
                      В
                      С
                      D
                      Ε
                      Н
                      L
                    Any of the following register pairs:
rp
                      DE
                      HL
                      SP
SP
                    Stack Pointer (16 bits)
                    Either one of the Index registers (IX or IY)
ху
Object Code
                    bbb
                           Bit number 000 (LSB) to 111 (MSB)
                                             000 = non-zero
                           Condition code
                    CCC
                                             001 = zero
                                             010 = no carry
                                              011 = carry
                                              100 = parity odd
                                              101 = parity even
                                              110 = positive sign
                                              111 = negative sign
                    ddd
                           Destination register - same coding as rrr
                    ppqq A 16-bit memory address
                                              111 = A
                    rrr
                           Register
                                              000 = B
                                              001 = C
                                              010 = D
                                              011 = E
                                              100 = H
                                              101 = L
                    SSS
                           Source register — same coding as rrr
                                                0 = IX
                           Index register
                    Х
                                                1 = IY
                                               00 = BC
                    xx
                           Register pair
                                               01 = DE
                                               10 = HL
                                               11 = SP (rp) \text{ or } AF (pr)
                           Restart code (000 to 111)
                    XXX
                           An 8-bit binary data unit
                    yyyy A 16-bit binary data unit
```

Statuses

The Z80 has the following status flags:

C - Carry statusZ - Zero statusS - Sign status

P/O - Parity/Overflow status A_C - Auxiliary Carry status

N - Subtract status

The following symbols are used in the status columns:

X - flag is affected by operation(blank) - flag is not affected by operation

flag is set by operation
flag is reset by operation
flag is unknown after operation

P - flag shows parity statusO - flag shows overflow status

- flag shows interrupt enabled/disabled status

 $[[\]]$

Memory addressing: 1) the contents of the memory location whose address is contained in the designated register. 2) an I/O port whose address is contained in the designated register.

[]

The contents of a register or memory location.

For example:

$$[[HL]] \leftarrow [[HL]] + 1$$

indicates that the contents of the memory location addressed by the contents of HL are incremented, whereas:

$$[HL] \leftarrow [HL] + 1$$

indicates that the contents of the HL register itself are incremented.

Λ Logical AND

V Logical OR

Data is transferred in the direction of the arrow

Data is exchanged between the two locations designated on either side of the arrows.

INSTRUCTION MNEMONICS

Table 3-4 summarizes the Z80 instruction set. The MNEMONIC column shows the instruction mnemonic (IN, OUT, LD). The OPERAND column shows the operands, if any, used with the instruction mnemonic.

The fixed part of an assembly language instruction is shown in UPPER CASE. The variable part (immediate data, I/O device number, register name, label or address) is shown in lower case.

For closely related operands, each type is listed separately without repeating the mnemonic. For instance, examples of the format entry

LD rp.(addr) xy.(addr)

are: LD BC.(DAT2) LD IX.(MEM)

INSTRUCTION OBJECT CODES

The object code and instruction length in bytes are shown in Table 3-4 for each instruction variation. Table 3-5 lists the object codes in numerical order.

For instruction bytes without variations, object codes are represented as two hexadecimal digits (e.g., 3F).

For instruction bytes with variations in one of the two digits, the object code is shown as one 4-bit binary digit and one hexadecimal digit (e.g., $11 \times 1 D$) in Table 3-5. For other instruction bytes with variations, the object code is shown as eight binary digits (e.g., 01sss001).


INSTRUCTION EXECUTION TIMES

Table 3-4 lists the instruction execution times in clock periods. Real time can be obtained by dividing the given number of clock periods by the clock frequency. For example, for an instruction that requires 7 clock periods, a 4 MHz clock will result in a 1.75 microsecond execution time.


When two possible execution times are shown (i.e., 5/11), it indicates that the number of clock periods depends on condition flags. The first time is for "condition not met," whereas the second is for "condition met."

STATUS

The six status flags are stored in the Flag register (F) as follows:



In the individual instruction descriptions, the effect of instruction execution on status is illustrated as follows:



An X identifies a status that is set or reset. A 0 identifies a status that is always cleared. A 1 identifies a status that is always set. A blank means the status does not change. A question mark (?) means the status is not known.

STATUS CHANGES WITH INSTRUCTION EXECUTION

** Address Bus: A0-A7: [C] A8-A15: [B]

Table 3-4. A Summary of the Z80 Instruction Set

Type	Mamorin	Onerend	Object Code	Butes	Clock		••	Status			Onarotics Barburand
				27.00	Cycles	၁	z	S P/	P/0 A _C	Z	
	<u>z</u>	A, (port)	VA BO	2	10						[A] — [pert] Input to Accumulator from directly addressed I/O port. Address Bus: A0-A7: port
	<u>z</u>	reg, (C)	ED 01ddd000	2	=		×		×	0	A8-A15: [A] [reg] ← [[C]] Input to register from I/O nort addressed by the contants of C**
	N.		ED 82	8	20/15**	-	-	~	<u>۸</u> .		If second byte is 70 only the flags will be affected. Repeat until [8] = 0: [[HL]] \leftarrow [[C]]
											$\{ B \} \leftarrow [B \} - 1$ $\{ HL \} \leftarrow [HL] + 1$ Transfer a block of data from I/O nort addressed by contents of C
											to memory location addressed by contents of HL, going from low addresses to high. Contents of B serve as a count of bytes remaining to be transferred.**
O/I	RON		ED BA	2	20/15**		-	~	~		Repeat until [B] = 0: [[HL]] ← [[C]] [B] ← [B] - 1 { HL} ← [HL] - 1
	Z			6	<u>.</u>		×	^		-	Transfer a block of data from I/O port addressed by contents of C to memory location addressed by contents of HL, going from high addresses to low. Contents of B serve as a count of bytes remaining to be transferred.**
									·	-	[HL] — [HL] + 1 [HL] — [HL] + 1 Transfer a byte of data from I/O port addressed by contents of C to memory location addressed by contents of HL Decrement byte count and increment destination address.**

**Address Bus: A0-A7: [C] A8-A15: [B]

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

Transfer a byte of data from I/O port addressed by contents of C to memory location addressed by contents of HL. Decrement both Output from register to I/O port addressed by the contents of C.** tents of HL to I/O port addressed by contents of C, going from low Transfer a block of data from memory location addressed by conmemory to high. Contents of B serve as a count of bytes remaining Transfer a block of data from memory location addressed by contents of HL to I/O port addressed by contents of C, going from high memory to low. Contents of B serve as a count of bytes remaining Output from Accumulator to directly addressed I/O port. **Operation Performed** byte count and destination address... Address Bus: A0-A7: port A8-A15: [A] to be transferred." to be transferred. ** Repeat until [B] = 0; Repeat until [8] = 0: [[C]] \leftarrow [[HL]] HL] ← [HL] + 1 H.] - [H.] - 1 HL] ← [HL] - 1 [[H[]] ← [[C]] ((C)] - ((HL)] $[8] \leftarrow [8] - 1$ $[8] \leftarrow [8] - 1$ $[[C]] \leftarrow [reg]$ B \leftarrow [B] \sim 1 port] - [A] Z Ac ~ ~ P/0 Status ~ ~ S ~ ^ -_ ပ Clock Cycles 20/15** 20/15** 5 = 12 Bytes 7 7 ED 01sss001 Object Code ED AA 03 yy ED 83 ED 88 Operand (port),A (C),reg Mnemonic 770 OTDR OTIR Š 5 Type. (DeunisnoO) O\1

Table 3-4. A Summary of the Z80 Instruction Set (Continued) **Address Bus: A0-A7: [C] A8-A15: [B]

		D. C.	Clock						Oncertion Danformed
OUTD A.(addr) LD A.(addr) xy.(addr) LD (addr).HL LD (addr).HL LD (addr).rp (addr).xy		ea ka	Cycles	၁	z	S P/0	o Ac	Z	
LD A.(addr) LD rp.(addr) xy.(addr) LD (addr).HL LD (addr).HL LD (addr).rp (addr).rp	ED A3	2	15		×	ذ	~	-	[[C]] ← [[HL]] [6] ← [B] - 1 [H] ← [H] + 1
LD A.(addr) LD rp.(addr) LD ry.(addr) LD (addr).HL LD (addr).HL LD (addr).rp (addr).xy			•						Transfer a byte of data from memory location addressed by contents of HL to I/O port addressed by contents of C. Decrement byte
LD A.(addr) LD rp.(addr) LD ry.(addr) LD (addr).A LD (addr).HL LD (addr).rp									count and increment source address.**
LD A.(addr) LD rp.(addr) xy.(addr) LD (addr).A LD (addr).HL LD (addr).rp (addr).xy	ED AB	7	15		×	<u>ر</u>	~	_	[[C]] — [[H]]
LD A.(addr) LD HL.(addr) LD rp.(addr) xy.(addr) LD (addr).HL LD (addr).rp (addr).xy				*******					[8] ←[8] - 1 [円] ←[共] - 1
LD A.(addr) LD rp.(addr) xy.(addr) LD (addr).A LD (addr).rp (addr).rp									Transfer a byte of data from memory location addressed by con-
LD A.(addr) LD rp.(addr) xy.(addr) LD (addr).A LD (addr).rp (addr).rp									tents of HL to I/O port addressed by contents of C. Decrement both byte count and source address.**
LD rp.(addr) xy.(addr) LD (addr).A LD (addr).rp (addr).rp	3A ppqq	3	13		_	<u>. </u>	-	L	[A] ← [addr]
LD (addr). TD (addr).									Load Accumulator from directly addressed memory location.
LD (addr), A (BC)	2A ppqq	က	16						[H] ← [addr + 1], [L] ← [addr]
LD (addr), AL (addr), TD (addr),									Load HL from directly addressed memory.
xy, (addr) LD (addr), HL LD (addr), rp (addr), xy	ED 01xx1011 ppqq	4	20		_				[rp(HI)] ← [addr + 1], [rp(LO)] ← [addr] or
LD (addr),AL LD (addr),rp (addr),rp (addr),xy	11x11101 2A ppqq	4	20						$[xy(H)] \leftarrow [addr + 1], [xy(LO)] \leftarrow [addr]$
A. (addr), HL LD (addr), rp (addr), rp									Load register pair or Index register from directly addressed memo-
LD (addr),rp (addr),rp (addr),rp	32 ppad	ю	33						الم. الم. الم. الم. الم. الم. الم. الم.
LD (addr),rp (addr),xy (addr),xy									Store Accumulator contents in directly addressed memory location.
LD (addr).rp (addr).xy	22 ppqq	က	16						[addr + 1] ← [H], [addr] ← [L]
(addr),rp (addr),xy (addr),xy (addr),xy									Store contents of HL to directly addressed memory location.
(addr),xy	ED 01xx0011 ppqq	4	20						{ addr + 1] ← [rp(HI}}, [addr] ← [rp(LO)] or
(38) v	11x11101 22 ppqq	4	20						$[addr + 1] \leftarrow [xy(H)], [addr] \leftarrow [xy(LO)]$
A (BC)									Store contents of register pair or Index register to directly ad-
									dressed memory.
	V 0	-	7						[A] ← [(BC]] or [A] ← [(DE]]
	14		7			-			Load Accumulator from memory location addressed by the con-
			-						tents of the specified register pair.

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

											Γ	
			4	1	Clock			Status	s			Operation Performed
Туре	Wnemonic	Operand	200 139fa0	691 AO	Cycles	သ	Z	S	D/0	Ac	Z	
	9	reg.(HL)	011ddd110	-	7							[reg] ← [[HL]] oad register from memory location addressed by contents of HL.
90		4			_							[[BC]] ← [A] or [[DE]] ← [A]
ueı	2	(BC),A	13									Store Accumulator to memory location addressed by the contents
		(OC), A	7	-								of the specified register pair.
	-	202 (17)	01110ses	-	7							[[HL]] ← [reg]
(10t)	3	finer/, reg	200									Store register contents to memory location addressed by the con-
												tents of HL.
	-	Vasib±vv) per	11x11101 01ddd110	m	19							[reg] ← [[xy] + disp]
¥18	3	den kyrse.	usip)	!							Load register from memory location using base relative addressing.
wį.	-	Cor (a sip +)	1111011101108s	~	19			-				[[xy] + disp] ← [reg]
ч	3	Spiridein L Axy)								Store register to memory location addressed relative to contents of
			delp									Index register.
	1		Se di	,	20/16				٥	ŀ	0	Repeat until [BC] = 0:
	רחוא	- 4	20	4	2							[(DE]) ← [(HL]]
									-			[0E] ← [0E] + 1
												[HL] → [HL] + 1
												[BC] ← [BC] - 1
ton												Transfer a block of data from the memory location addressed by
806												the contents of HL to the memory location addressed by the con-
s pu												tents of DE, going from low addresses to high. Contents of BC
16 1				_								serve as a count of bytes to be transferred.
ota	900		88 03	2	20/16**				0	0	0	Repeat until [BC] = 0:
ne	ייי		3									[[OE]] [[HL]]
т.												[DE] — [DE] - 1
ю												[王] → [王] -
018												[BC] ← [BC] - 1
												Transfer a block of data from the memory location addressed by
												the contents of HL to the memory location addressed by the con-
		_										tents of DE, going from high addresses to low. Contents of BC
												serve as a count of bytes to be transferred.

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

Clock Bytes Cycles Cyc	Г		ecre- ecre- ecre- d by con-	k ad- Stop	K ad- Stop
Operand Object Code Bytes Clock Cycles C Z S P/O AC N ED A0 2 16 X 0 0 ED A8 2 16 X 0 0 ED B1 2 20/16*** X X X X 1 ED B3 2 20/16*** X X X X 1		Operation Performed	[[DE] — [[HL]] [DE] — [DE] + 1 [HL] — [HL] + 1 [BC] — [BC] - 1 Transfer one byte of data from the memory location addressed by the contents of HL to the memory location addressed by the contents of DE. Increment source and destination addresses and decrement byte count. [[DE] — [LH]] [DE] — [LH] [HL] — [HL] - 1 [HL] — [HL] - 1 [RC] — [BC] - 1 Transfer one byte of data from the memory location addressed by the contents of HL to the memory location addressed by the contents of DE Decrement source and destination addresses and byte	count. Repeat until [A] = [[HL]] or [BC] = 0: [A] - [[HL]] (only flags are affected) [HL] — [HL] + 1 [BC] — [BC] - 1 Compare contents of Accumulator with those of memory block addressed by contents of HL, going from low addresses to high. Stop	when a match is found or when the byte count becomes zero. Repeat until [A] = [[HL]] or [BC] = 0: [A] - [[HL]] (only flags are affected) [HL] - 1 [HL] - 1 Compare contents of Accumulator with those of memory block addressed by contents of HL, going from high addresses to low. Stop when a match is found or when the byte count becomes zero.
Operand Object Code Bytes Clock Cycles C 2 Status ED A0 2 16 X X ED B1 2 16 X X ED B1 2 20/16*** X X ED B9 2 20/16*** X X		\perp		-	
Operand Object Code Bytes Clock Cycles State ED A0 2 16 Z S ED A8 2 16 Z State ED B1 2 20/16*** X X ED B9 2 20/16*** X X					×
Operand Object Code Bytes Clock Cycles C	atus	P/0	×		×
Object Code By ED A0 ED B1 ED B1	š	s		×	×
Operand Object Code Bytes Cycles Cycles Cycles ED A8 2 16 ED B1 2 20/16**	1	2		×	×
Operand Object Code Bytes ED A0 2 ED A8 2 ED B1 2 ED B1 2		ပ			
Operand Object Code ED A0 ED B1 ED B1	300	Cycles	91 91	20/16**	20/16"
Operand		Bytes	2 2	6	8
		Object Code	ED A8	ED 81	
DD SPDR		Operand			
ž		Mnemonic	רום	CPIR	CPDR
Block Transfer and Search (Continued)		Туре	ксh (Continued)	lock Transfer and Se	8

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

Tvoe	Memonic	Operand	Othiers Code	Butes	Clock			Status	a l			
			ano malo	Dytes	Cycles	၁	z	s	P/0	A _C	z	Operation Performed
	CPI		ED A1	2	16		×	×	×	×	-	[A] - [[HL]] (only flags are affected) [HL] \leftarrow [HL] $+$ 1
beun beun			÷.									(BC) ← [BC] - 1 Compare contents of Accumulator with those of memory location
			·									addressed by contents of HL. Increment address and decrement
	CPD		ED A9	2	9		×	×	×	×	-	Dyte count. [A] - [[Hi]] [only flace are affected.)
				,			:	:	,	:	_	(HL) — [HL] - 1
												[BC] ← [BC] - 1
												Compare contents of Accumulator with those of memory location addressed by contents of HL. Decrement address and byte count.
	ADD	A,(HL)	98	-	_	×	×	×	0	×	0	$[A] \leftarrow [A] + [[HL]] \text{ or } [A] \leftarrow [A] + [[xv] + disp]$
		A,(xy +disp)	11x11101 86 disp	e	19		,	_		_		Add to Accumulator using implied addressing or base relative ad-
											,	dressing.
	ADC	A,(HL)		-	_	×	×	×	0	×	0	$[A] \leftarrow [A] + [[HL]] + C \text{ or } [A] \leftarrow [A] + [[xy] + \text{disp}] + C$
00		A,(xy +disp)	11x11101 8E disp	ო	19		_	_		_		Add with Carry using implied addressing or base relative address-
oue.	gilo	á	90	•	ı	;	:	-	-	:		. Sui
oto	2	(asib + vx)	11x11101 96 disp	- m	, 5	<u> </u>	-	ζ			_	$[A] \leftarrow [A] \leftarrow [A] - [A] \leftarrow [A] - [A] - [A] - [A]$
н ,				,	?			_		_	_	tive addressing
loc	SBC	A.(HL)	36	-	7	×	×	×	0	×	_	[A] ← [A] - [HL]] - C or [A] ← [A] - [[xv] + disp] - C
uey		A,(xy+disp)	11x11101 9E disp	m	19			_	_	_	_	Subtract with Carry using implied addressing or base relative ad-
רץ וו	CNA	Î	94	,	r	-		;			_	dressing.
Bbn)	(xy + disp)	11x11101 A6 disp	- ~	, 6	,	-	-	_		 >	$(A) \leftarrow (A) \land (HL) \land (A) \leftarrow (A) \land ((xy) + disp)$
008										_		addressing.
s	OR B	Ĵ	98	-	7	0	×	×	r	_	0	$[A] \leftarrow [A] \lor [(HL)] \text{ or } [A] \leftarrow [A] \lor [[xy] + \text{disp}]$
		(xy + disp)	11x11101 B6 disp	ю	19	_	_			_	_	OR with Accumulator using implied addressing or base relative ad-
												dressing.
							_			_	_	
								_	_			

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

				3	Clock			Status	g g			Oceanies Berformad
- Адб	Mnemonic	Operand	Object Code	Бутев	Cycles	၁	2	S	P/0	Αc	Z	Operation Feriorined
	XOR	(HL) (xy + disp)	AE 11x11101 AE disp	3	7 19	0	×	×	۵	-	0	[A] \leftarrow [A] \rightarrow [[HL]] or [A] \leftarrow [A] \rightarrow [[xy] + disp] Exclusive-OR with Accumulator using implied addressing or base
omeM \	CP	(HL) (xy + disp)	BE 11x11101 BE disp	- π	7 19	×	×	×	0	×	-	relative addressing. [A] - [[HL]] or [A] - [[xy] + disp] Compare with Accumulator using implied addressing or base rela-
	INC	(HL) (xy + disp)	34 11x11101 34 disp	- ω	11		×	×	0	×	0	tive addressing. Only the flags are affected. [[HL]] \leftarrow [[HL]] $+$ 1 or [[xy] $+$ disp] \leftarrow [[xy] $+$ disp] $+$ 1 Increment using implied addressing or base relative addressing.
	DEC	(HL) (xy + disp)	35 11x11101 35 disp	3	11 23		×	×	0	×	-	[[HL]] ← [[HL]] - 1 or [[xy] + disp] ← [[xy] + disp] - 1 Decrement using implied addressing or base relative addressing.
	RLC	(dsip + kx)	CB 06 11x11101 CB disp 06	2 4	15	×	×	×	Q.	0	0	C 7 0 0 El HL]] or [[xy] + disp] Rotate contents of memory location (implied or base relative addressing) left with branch Carry.
etstoff bns tiids	ᆏ	(HL) (xy + disp)	CB 16 11x11101 CB disp 16	2 4	15	×	×	×	۵	0	0	[[HL]] or [[xv] + disp] Rotate contents of memory location left through Carry.
Memory 3	RRC	(HL) (xy + disp)	CB 0E 11x11101 CB disp 0E	2 4	15	×	×	×	<u>a</u>	0	0	[[HL]] or [[xy] + disp] Rotate contents of memory location right with branch Carry.

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

de antista De la contra del la contra del la contra del la contra de la contra del la contra de la contra de la contra del	Operation Performed	[[HL]] or [[xy] + disp] Rotate contents of memory location right through Carry	Shift contents of memory location left and clear LSB lArithmetic Shift).	7 0 C [[HL]] or [[xy] + disp]	Shift contents of memory location right and preserve MSB (Arithmetic Shift). O	
	Z	0	0	0	0	
	o Ac	0	<u> </u>	O B.	O	
Status	S P/0	×	×	×	×	\dashv
	z	×	×	×	×	
	o	×	×	×	×	
Clock	Cycles	15	15 23	15	23	
	Bytes	4	2 4	N 4	2 4	
O soid	Object Code	CB 1E 11x11101 CB disp 1E	CB 26 11x11101 CB disp 26	CB 2E 11x11101 CB disp 2E	CB 3E 11x11101 CB disp 3E	
	Operand	(HL) (xy + disp)	(HC) (xy + disp)	(HL)	(HL) (xy + disp)	
	Minemonic	.	SLA	SRA	SS	
	. Abe		(DeunitnoO)	etatofi bna ttin	S yromeM	

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

Clock Code Character Performed	Object Code Cycles C Z S P/O A _C N	00ddd110 yy 2 00xx0001 yyyy 3 11x11101 21 yyyy 4 36 yy 2	11x11101 36 disp yy 4 19	el C3 ppqq 3 10 [PC] — label Jump to instruction at address represented by label.	18 (disp-2) 2 12 [F	E9 1 4 [F	[[SP] - 1] [PC(HI)] [[SP] - 2] [PC(LO)] [SP] - 2] [PC(LO)] [SP] - 2] [PC] [abel Jump to subroutine starting at address represented by label. Jump to subroutine if condition is satisfied; otherwise, continue in sequence. PC(LO)] [[SP] 1
		, , , , , , , , , , , , , , , , , , ,			······		
	Winemonic Operation	LD rp,data16 xy,data16 LD (HL),data		label q	JR disp	JP (HL)	CALL cond,label RET cond
	adk i	etsibemn	4I .		dwnr		Subroutine Call and Return

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

-	Manage	1	object of		Clock			Status	, s		
adk -		Operand		bytes	Cycles	၁	z	s) (J	۸c	Operation Performed
	ADD	A,data	C6 yy	2	L	×	×	×	0	×	0 [A] — [A] + data
	ADC	A data	35	0	^	×	×	×		×	Add immediate to Accumulator. [A] ← [A] + data + C
)		44>	,				:	—		
	SUB	data	D6 yy	2	7	×	×	×	0	×	1 {A} ← [A] - data
9)B											Subtract immediate from Accumulator.
bet	SBC	A,data	DE yy	2	7	×	×	×	0	×	1 [A] ← [A] - data - C
ю (Subtract immediate with Carry.
ete	AND	data	E6 yy	2	7	0	×	×	_	_	0 [A] ← [A] Λ data
ibe											AND immediate with Accumulator.
wu	OR	data	F6 yy	2	7	0	×	×	٩	_	0 [A] ← [A] ∨ data
ul											OR immediate with Accumulator.
	XOR	data	EE yy	2	7	0	×	×	_	_	0 [A] ← [A] ← data
								•			Exclusive-OR immediate with Accumulator.
	8	data	FE yy	7	7	×	×	×	0	×	1 [A] - data
											Compare immediate data with Accumulator contents; only the
								1	1	1	מוס
	Эľ	cond,label	11ccc010 ppqq	3	10						If cond, then [PC] ← label
											Jump to instruction at address represented by label if the condition
											is true.
	H.	C,disp	38 (disp-2)	7	7/12						If $C = 1$, then $[PC] \leftarrow [PC] + 2 + \{disp - 2\}$
цо											Jump relative to contents of Program Counter if Carry flag is set.
ijij	۳,	NC,disp	30 (disp-2)	2	7/12						If $C = 0$, then $[PC] - [PC] + 2 + (disp - 2)$
uo;											Jump relative to contents of Program Counter if Carry flag is reset.
o u	H.	Z,disp	28 (disp-2)	7	7/12						If $Z = 1$, then $[PC] \leftarrow [PC] + 2 + (disp - 2)$
0 (-			Jump relative to contents of Program Counter if Zero flag is set.
lwi	5	NZ,disp	20 (disp-2)	7	7/12						If $Z = 0$, then $[PC] \leftarrow [PC] + 2 + (disp - 2)$
ηſ											Jump relative to contents of Program Counter if Zero flag is reset.
	ZNCQ	dsip	10 (disp-2)	2	8/13						[8] ← [8] · 1
											If [B] \neq 0, then [PC] + 2 + (disp -2)
											Decrement contents of B and Jump relative to contents of Program
							1	7	┫	┨	Counter it result is not U.

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

		,			Clock		-	Status	\$		
уре	Миетопіс	Operand	Object Code	Бутез	Cycles	၁	Z	S P	P/0 A	A _C N	
	97	dst,src	01 dddsss	1	4						[dst] ← [src] Move contents of source register to destination register. Register
	9	4	FD 57	2	Ø		×	×		0	designations src and dst may each be A, B, C, D, E, H of L. $[A] \leftarrow [A]$
	}	Č	3	1)						
	9	A.R	ED 5F	2	о		×	×	<u> </u>	0	<u> </u>
	<u>-</u>	<	60.47	·	o						Move contents of Refresh register to Accumulator. If $I = [A]$
	3	₹.	1	,	D						Load Interrupt Vector register from Accumulator.
	9	R.A	ED 4F	2	თ						[R] → [A]
											Load Refresh register from Accumulator.
	ΓD	SP.HL	64	-	9						[SP] → [HL]
91											Move contents of HL to Stack Pointer.
οM	2	SP,xy	11×11101 F9	2	10						$[SP] \leftarrow [xy]$
19											Move contents of Index register to Stack Pointer.
fsi	Ä	DE,HL	83	-	4						[DE] → → [HL]
ges											Exchange contents of DE and HL.
J-18	ă	AF,AF	80	-	4						$[AF] \leftarrow \rightarrow [AF']$
tei											Exchange program status and alternate program status.
ßeg	EXX		60	-	4						_
4											<u> </u>
											\[HC]\\\(HC]\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
								_			Exchange register pairs and alternate register pairs.
						7		\dashv	_	\dashv	

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

Aria Aria Aria Aria Aria Aria Aria Aria	Mnemonic	Operand	Ohiert Code	Bytes		T	7	-	ŀ	ŀ	7
14 14 12 12 14 14 12 12	8				Cycles	ပ	_		<u>0</u>	A _C	Operation refrormed
¥ is is		A.reg	10000rrr	-	4	×	×	×	o	×	0 [A] ← [A] + [reg]
A S S											_
<u>ა</u> დ	ADC	A,reg	10001rrr	-	4	×	×	×	0	×	0 [A] - [A] + [reg] + C
<u>ა</u>											
ις.	SUB	reg	10010rrr	_	4	×	×	×	•	×	1 [A] ← [A] - [reg]
Σ.											Subtract contents of register from Accumulator.
	SBC	A,reg	10011111	-	4	×	×	×	0	×	1 [A] ← [A] - [reg] - C
_											Subtract contents of register and Carry from Accumulator.
₹	QNA	reg	10000rrr	_	4	0	×	×	۵	_	0 [A] ← [A] ∧ [reg]
		."		-							AND contents of register with contents of Accumulator.
	OR	reg	10110rrr	_	4	0	×	×	_	_	0 [A] ← [A] V [reg]
											OR contents of register with contents of Accumulator.
e16	XOR	reg	101011111	_	4	0	×	×	_	_	0 [A] ← [A] ↓ [reg]
											Exclusive-OR contents of register with contents of Accumulator.
	CP CP	reg	10111rrr	_	4	×	×	×	0	×	1 [A] - [reg]
											Compare contents of register with contents of Accumulator. Only
											the flags are affected.
	ADD	HL,rp	00xx1001	_	=	×				~	0 [HL] ← [HL] + [rp]
											16-bit add register pair contents to contents of HL.
	ADC	HL,rp	ED 01xx1010	2	15	×	×	×	0	~	0 [HL] ← [HL] + [rp] + C
											16-bit add with Carry register pair contents to contents of HL.
σ	SBC	HL,rp	ED 01xx0010	2	15	×	×	×	0	~	1 [HL] ← [HL] - [rp] - C
					_						16-bit subtract with Carry register pair contents from contents of
											主
¥	ADD	IX,pp	DD 00xx1001	2	15	×				~:	[dd] + [Xl] → [Xl] → 0
											16-bit add register pair contents to contents of Index register IX
									_		(pp = BC, DE, IX, SP).
₹	ADD	IY,rr	FD 00xx1001	2	15	×	•			~	0 [(\lambda] + [\lambda] = [\lambda]
											16-bit add register pair contents to contents of Index register IY
											(rr = BC, DE, IY, SP).
						_					
-											

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

			ebo Secieto	300	Clock			Status	, s			Oneration Performed
ed A	Mnemonic	Operand		sa) ka	Cycles	၁	z	S	P/0	Αc	Z	
	DAA		27	-	4	×	×	×	d.	×		Decimal adjust Accumulator, assuming that Accumulator contents are the sum or difference of BCD operands.
	CPL		2F	-	4				_	-	-	[A] – [Ā]
ē	,											Complement Accumulator (ones complement).
) fB1	NEG		ED 44	2	&	×	×	×	0	×	-	$[A] \leftarrow [\overline{A}] + 1$
bei												Negate Accumulator (twos complement).
0 1	INC	Ge	00rrr100	-	4		×	×	0	×	0	[reg] ← [reg] + 1
9 }\$												Increment register contents.
ige	NC	6	00xx0011	-	9							$[rp] \leftarrow [rp] + 1 \text{ or } [xy] \leftarrow [xy] + 1$
9		×	11×11101 23	2	10							Increment contents of register or Index register.
	DEC	reg	00rrr101	-	4		×	×	0	×	-	[reg] ← [reg] - 1
												Decrement register contents.
	DEC	2	00xx1011	-	9							$[rp] \leftarrow [rp] - 1 \text{ or } [xy] \leftarrow [xy] - 1$
		×	11x11101 2B	2	10							Decrement contents of register pair or Index register.
						T	T	T	T	T	Γ	
	i					;					(
	RLCA		04	-	4	×				0	0	
_												[A]
D)B)(Rotate Accumulator left with branch Carry.
B												
bns	RLA		17	-	4	×		_		0	0	
ttic												
18 14												Rotate Accumulator left through Carry.
978												
ibe												
H	RRCA		0F	-	4	×	-			0	0	0 1 - 1
												Rotate Accumulator right with branch Carry.
						1	1	1	1	1	1	

[reg] Shift contents of register left and clear LSB (Arithmetic Shift). Rotate contents of register right with branch Carry. Rotate contents of register left with branch Carry. Rotate contents of register right through Carry. [reg] Rotate contents of register left through Carry. Operation Performed Rotate Accumulator right through Carry. [reg] ပ U Table 3-4. A Summary of the Z80 Instruction Set (Continued) Z 0 0 0 0 0 0 ٧ 0 0 0 0 0 0 P/0 ۵ ۰ ٥. ۵ ۵ Status s × × × × × × × N × × × ပ × × × × × × Clock Cycles œ œ 00 œ œ Bytes 8 ~ 8 8 Object Code СВ 00000пт CB 00001m CB 00011rrr CB 00100m CB 00010rrr 4 Operand 5 ē. 9 <u>6</u> 2 Mnemonic RRA R_C RC SLA æ ᇁ Type Register Shift and Rotate (Continued)

3-36

Shift contents of register right and preserve MSB (Arithmetic Shift). Rotate one BCD digit left between the Accumulator and memory location (implied addressing). Contents of the upper half of the Accumula-Rotate one BCD digit right between the Accumulator and memory location (implied addressing).Contents of the upper half of the Accumulator are not affected. [reg] Shift contents of register right and clear MSB (Logical Shift). [[HL]] **Operation Performed** [reg] 0 0 က က ₹ tor are not affected. 4 4 Table 3-4. A Summary of the Z80 Instruction Set (Continued) 0 z 0 0 0 0 Ş 0 0 0 0 0/4 ۵ Q. ۵ ۵. S × × × × × 7 × × × ပ × × Clock Cycles 18 **∞** œ œ Bytes 7 7 8 7 Object Code CB 00101rrr СВ 00111тг ED 67 ED 6F Operand ē Ş. Mnemonic SRA RRO B 2 SRL Type Register Shift and Rotate (Continued)

3-37

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

BIT b,reg CB 01bbbr10 2 12 X 7 7 1 0 2	ا ا			object of	9	Clock			Status	, s			
BIT b,reg CB Olbbrid 2 12 X 7 7 1 0 Z	adkı	Minemonic	Operand		Dytes	Cycles	ပ	Z	_	_		z	Operation Performed
BIT b,(HL) CB 01bbb110 2 12 X 7 7 1 0 Z		BIT	b,reg	CB 01bbbrrr	2	8		×	ć	~	1	-	(q) <u>6a</u> → Z
BIT b,(HL) CB 01bbb110 2 12 X 7 7 1 0 Z SET b,xy+disp) 11x1101 CB disp 4 20 X 7 </td <td></td> <td></td> <td></td> <td></td> <td>•••</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Zero flag contains complement of the selected register bit.</td>					•••								Zero flag contains complement of the selected register bit.
SET b.reg (CB 11bbbr10 2 15 SET b.feg (CB 11bbbr10 2 15 b.f.HL) (CB 11bbbr10 2 15 b.f.xy+disp) 11x11101 CB disp 4 23 RES b.feg (CB 10bbbr10 2 15 b.f.xy+disp) 11x11101 CB disp 4 23 CB 10bbbr10 2 15 b.f.xy+disp) 11x11101 CB disp 4 23 CB 10bbb110 2 15 b.f.xy+disp) 11x11101 CB disp 4 23 CB 10bbb110 1 1 11 PUSH pr 11xx0101 1 1 10 POP pr 11xx0101 1 1 10 EX (SP),HL E3 1 11x1101 E3 2 23 [Interpretation of the print of the print of the pr 11xx0101 1 1 10 EX (SP),HL E3 1 11x1101 E3 2 23		BIT	b.(HL)	CB 01bbb110	7	12		×	<u>~</u> .	<u>~</u> .	_	-	$Z \leftarrow [[HL]](b)$ or $Z \leftarrow [[xy] + disp](b)$
SET b, reg CB 11bbbrrr 2 8 8			b,(xy + disp)	11×11101 CB disp	4	20							Zero flag contains complement of selected bit of the memory loca-
SET b,reg CB 11bbbr10 2 15 SET b,(WLL) CB 11bbb110 2 15 B 11x11101 CB disp 4 23 11bbb110 2 15 RES b,reg CB 10bbb110 2 15 RES b,(HLL) CB 10bbb110 2 15 BCXY+ disp) 11x11101 CB disp 4 23 10bbb110 2 15 [[1] PUSH pr 11xx0101 1 11 POP pr 11xx1101 E5 2 15 EX (SP),HL E3 1 19 EX (SP),RY 11x1101 E3 2 23 11 19 [[1] [[1]	U			01bbb110									tion (implied addressing or base relative addressing).
SET	oit	SET	b,reg	CB 11bbbrrr	7	80				-		_	reg(b) ← 1
SET	ejn						•						Set indicated register bit.
RES b, (xy + disp) 11x11101 CB disp 4 23 RES b, (HL) CB 10bbb110 2 15 RES b, (HL) CB 10bbb110 2 15 lb, (xy + disp) 11x11101 CB disp 4 23 lobbb110 1 11 [[[1]] PUSH pr 11xx0101 1 11 POP pr 11x11101 E5 2 15 EX (SP),HL E3 1 19 EX (SP),HL E3 1 19 [L] [L] [L] [L]	dịu	SET	b,(HL)	CB 11bbb110	7	15				-		_	$[(HL)](b) \leftarrow 1 \text{ or } [(xy) + disp](b) \leftarrow 1$
RES b.reg CB 10bbbrr 2 8 reg RES b,(HL) CB 10bbbr10 2 15 [[1] PUSH pr 11xx0101 1 11 [[1] POP pr 11xx0001 1 10 [[1] POP pr 11x11101 E1 2 15 [[2] EX (SP),HL E3 1 19 [[1] EX (SP),xy 11x11101 E3 2 23 [[1]	вN		b,(xy + disp)	11x11101 CB disp	4	23							Set indicated bit of memory location (implied addressing or
RES b,reg CB 10bbbr10 2 15 reg RES b,(HL) CB 10bbb110 2 15 [[1] b,(xy + disp), 11x1101 CB disp 4 23 [[1] PUSH pr 11xx0101 1 11 [[1] POP pr 11x11101 E5 2 15 [[2] FX (SP),HL E3 1 19 [[4] EX (SP),xy 11x11101 E3 2 23 [[4]	1!			11bbb110									base relative addressing).
PUSH pr 11x11101 E5 2 15 [[1] PUSH pr 11xx0101 1 11	8	RES	b,reg	СВ 10рьргт	2	89							reg(b) → 0
RES b,(HL) CB 10bbb110 2 15 [III] PUSH pr 11xx0101 1 11 [III] PUSH pr 11xx0101 1 11 [III] POP pr 11x11101 E1 2 15 [III] FX (SP),HL E3 1 19 [III] EX (SP),RY 11x11101 E3 2 23 [III]													Reset indicated register bit.
b,(xy + disp), 11x11101 CB disp 4 23 PUSH pr 11x0101 1 11 [[]] POP pr 11x11101 E1 2 15 [[]		RES	b,(HL)	CB 10bbb110	2	15						_	$[[HL]](b) \leftarrow 0 \text{ or } [[xy] + \text{disp}](b) \leftarrow 0$
PUSH pr 11xx0101 1 11 [[6] POP pr 11xx0001 1 10 [[6] xy 11x1101 E1 2 15 [[6] EX (SP),HL E3 1 19 [[6] (SP),xy 11x1101 E3 2 23			b,(xy + disp)		4	23			•				Reset indicated bit in memory location (implied addressing or base
PUSH pr 11xx0101 1 11 [[1] POP pr 11xx0001 1 10 [[p] xy 11x1101 E1 2 14 [[p] EX (SP),HL E3 1 19 [[t] (SP),xy 11x1101 E3 2 23								•				-	relative addressing).
PUSH pr 11xx0101 1 11 [[1] POP pr 11xx0001 1 10 [[p] xy 11x1101 E1 2 14 [[p] EX (SP),HL E3 1 19 [[h]										_	┪	_	
POP pr 11x1101E5 2 15 [[6] Ry 11x1101E1 2 14 [[6] EX (SP),HL E3 1 19 [CH (SP),xy 11x1101E3 2 23		PUSH	ă	11xx0101	1	11						_	[[SP]-1] → [pr(H)]
POP pr 11xx0001 1 10			×		2	15						_	$[(SP]-2] \leftarrow [pr(LO)]$
FOP pr 11xx0001 1 10 [p xy 11x11101 E1 2 14 [p [5] EX (SP),HL E3 1 19 [l. [h] (SP),xy 11x11101 E3 2 23												_	[SP] ← [SP]-2
FOP pr 11xx0001 1 10 [F													Put contents of register pair or Index register on top of Stack and
POP pr 11xx0001 1 10 xy 11x11101 E1 2 14 [6] [7] [8] [8] EX (SP),HL E3 1 19 [7] (SP),xy 11x11101 E3 2 23													decrement Stack Pointer.
EX (SP),HL E3 1 19 [14]		POP	à	11xx0001	, -	10				_		_	[pr(LO)] ← [[SP]]
EX (SP),HL E3 1 19 [16]	H		λ×	11x11101 E1	7	14						_	[pr(Hl)] ← [[SP] + 1]
EX (SP),HL E3 1 19 [14]	58 3											_	[SP] ← [SP] + 2
(SP),HL E3 1 19 [P	s												Put contents of top of Stack in register pair or Index register and
(SP),HL E3 1 19 [14]													increment Stack Pointer.
11x11101 E3 2 23		EX	(SP),HL	ន	-	19					-	=	[H] → → [(SP] + 1]
Exchange contents of HL or Index register			(SP),xy	11x11101 E3	2	23							[r] ← → [l Sb]]
													Exchange contents of HL or Index register and top of Stack.
												-	

Table 3-4. A Summary of the Z80 Instruction Set (Continued)

					Clock			Status	<u>≅</u>		_	
Туре	Mnemonic	Operand	Object Code	Bytes	Cycles	ပ	Z	s	/ O/a	٩c	z	Operation Performed
iqumežni	DI EI RST RETI RETN	c 0 + 8	F3 FB 11xxx111 ED 4D ED 46 ED 56 ED 56	00000	4 4 T							Disable interrupts. Enable interrupts. [[SP]-1] — [PC(HI)] [[SP]-2] — [SP]-2 [PC] — (8 • n) ½ Restart at designated location. Return from interrupt. Return from de 0, 1, or 2.
autat 2	SCF		37 3F		4 4	- ×				0 ~	0 0	C \leftarrow 1 Set Carry flag. C \leftarrow $\overline{\mathbb{C}}$ Complement Carry flag.
	NOP HALT		76		4 4							No operation — volatile memories are refreshed. CPU halts, executes NOPs to refresh volatile memories.

3-39

Table 3-5. Instruction Object Codes in Numerical Order

OBJECT CODE	INSTRU	JCTION
00	NOP	
01 yyyy	LD	BC,data16
02	LD	(BC), A
03	INC	BC
04	INC	В
05	DEC	8
06 yy	LD	B,data
07	RLCA	
08	EX	AF,AF'
09	ADD	HL,BC
0A	LD	A,(8C)
OB	DEC	BC
[0C	INC	С
OD	DEC	С
0€ γγ	l ro	C,data
OF	RRCA	
10 disp-2	DJNZ	disp
11 у ууу	רס	DE,data 16
12	LD	(DE),A
13	INC	DE
14	INC	D
15	DEC	D
16 yy	LD	D,data
17	RLA	
18 disp-2	JR	disp
19	ADD	HL,DE
1 A	LD	A,(DE)
18	DEC	DE
1C	INC	E
1D	DEC	E
1E yy	LD	E,data
1F	RRA	
20 disp-2	JR	NZ,disp
21 уууу	LD	HL,data 16
22 ррад	רס	(addr),HL
23	INC	HL
24	INC	Н
25	DEC	Н
26 yy	LD	H,data
27	DAA	
28 disp-2	JR	Z,disp
29	ADD	HL,HL
2A ppqq	rD FD	HL,(addr)
2B	DEC	HL
2C	INC	L
2D	DEC	L
2E	LD LD	L,data
2F	CPL	NC dis-
30 disp-2	JR	NC,disp
31 yyyy	LD	SP,data16
32 ppqq	LD	(addr),A SP
33	INC	
34 35	INC DEC	(HL)
35 36 year	*	(HL)
36 yy	FD.	(HL),data
37	SCF JR	Cdien
38	JN	C,disp

	<u></u>	
OBJECT CODE	INST	RUCTION
39	ADD	HL,SP
3A ppqq	LD	A,(addr)
38	DEC	SP
3C	INC	Α
3D	DEC	A
3E yy	LD	A,data
3F	CCF	
4 Osss	LD	B,reg
46	LD	B,(HL)
4 1sss	LD	C,reg
4E	ΓD	C,(HL)
5 Osss	LD	D,reg
56	LD	D,(HL)
5 1sss	LD	E,reg
5E	LD	E,(HL)
6 Osss	LD	H,reg
66	LD	H,(HL)
6 isss	LD	L,reg
6E	ΓD	L,(HL)
7 Osss	LD	(HL),reg
76	HALT	
7 1sss	LD	A,reg
7E	ΓD	A,(HL)
8 Orrr	ADD	A,reg
86	ADD	A,(HL)
8 1rrr	ADC	A,reg
8E	ADC	A,(HL)
9 Orrr	SUB	reg
96	SUB	(HL)
9 irrr	SBC	A,reg
9E	SBC	A,(HL)
A Orrr	AND	reg
A6	AND	(HL)
A 1rrr	XOR	reg
AE	XOR	(HL)
B Orrr	OR	reg
86	OR	(HL)
B 1rrr	CP	reg
BE	CP	(HL)
C0	RET	NZ
C1	POP	BC
C2 ppqq	JР	NZ,addr
C3 ppqq	JP	addr
C4 ppqq	CALL	NZ,addr
C5	PUSH	BC
C6 yy	ADD	A,data
C7	RST	00Н
C8	RET	Z
C9	RET	
CA ppqq	JP	Z,addr
CB 0 Orrr	RLC	reg
CB 06	RLC	(HL)
CB 0 1rrr	RRC	reg
CB 0E	RRC	(HL)
CB 1 Orrr	RL	reg
CB 16	RL	(HL)
CB 1 1rrr	RR	reg

Table 3-5. Instruction Object Codes in Numerical Order (Continued)

CB 2 Orrr	RR (HL)
F	SLA reg
CB 26	SLA (HL)
	SRA reg
B	SRA (HL)
I 1	SRL reg
t in the second	SRL (HL)
	BIT b,reg BIT b.(HL)
	RES b,reg
£	RES b,(HL)
	SET b,reg
CB 11bbb110	SET b,(HL)
CC ppqq C	CALL Z,addr
CD ppqq (ALL addr
CE yy	NDC A,data
:	RST 08H
l '	RET NC
l l	POP DE
i '''' I	P NC,addr
l ''	OUT (port),A
	CALL NC,addr
l' .	PUSH DE SUB data
· · · · · · · · · · · · · · · · · · ·	IST 10H
	RET C
1	exx
DA ppqq	P C,addr
	N A,(port)
DC ppqq C	ALL C,addr
DD 00xx 9	NDD IX,pp
1 ''''	D IX,data16
	.D (addr),IX
	NC IX
	.D IX,(addr)
	DEC IX NC (IX + diso)
	NC (IX + disp) DEC (IX + disp)
	.D (IX + disp),data
	D reg.(IX + disp)
	.D (IX + disp),reg
	ADD A,(IX + disp)
DD 8E disp	ADC A,(IX + disp)
DD 96 disp	SUB (IX + disp)
· · ·	SBC A,(IX + disp)
	ND (IX + disp)
	(OR (IX + disp)
	OR (IX + disp)
	CP (IX + disp)
	RLC (IX + disp)
· · · · · · · · · · · · · · · · · · ·	RRC (IX + disp) RL (IX + disp)
•	RL (IX + disp) RR (IX + disp)
· ·	SLA (IX + disp)
	SRA (IX + disp)
	SRL (IX + disp)
· ·	BIT b,(IX + disp)

OBJECT CODE	INSTRUCTION	
DD CB disp 10bbb110	RES	b,(IX + disp)
DD CB disp 11bbb110	SET	b,(IX + disp)
DD E1	POP	IX
DD E3	EX	(SP),IX
DD E5	PUSH	IX (v. s)
DO E9	JР	(IX)
DD F9	LD	SP,IX
DE yy DF	SBC RST	A,data 18H
EO	RET	PO
E1	POP	HL
E2 ppqq	JP	PO,addr
E3	EX	(SP),HL
E4 ppqq	CALL	PO,addr
E5	PUSH	HL
E6 yy	AND	data
E7	RST	20H
E8	RET	PE
E9	JP	(HL)
EA ppqq	JP	PE,addr
EB	EX	DE,HL
EC ppqq ED 01ddd000	CALL IN	PE,addr
ED 01sss001	OUT	reg,(C) (C),reg
ED 01xx 2	SBC	(C),reg HL,rp
ED 01xx 3 ppgq	LD	(addr),rp
ED 44	NEG	(0001),15
ED 45	RETN	
ED 010nn110	IM	m
ED 47	LD	I,A
ED 01xx A	ADC	HL,rp
ED 01xx B ppqq	ĻD	rp,(addr)
ED 4D	RETI	
ED 4F	LD	R,A
ED 57	LD	A,I
ED 5F ED 67	LD	A,R
ED 6F	RRD RLD	
ED AO	LDI	
ED A1	CPI	
ED A2	INI	
ED A3	OUTI	
ED A8	LDD	
ED A9	CPD	
ED AA	iND	
ED AB	OUTD	
ED BO	LDIR	j
ED B1	CPIR	
ED B2	INIR	
ED 83	OTIR	į
ED 88 ED 89	LDDR	
ED BA	CPDR INDR	
ED BB	OTDR	
EE yy	XOR	data
EF	RST	28H
	- '	
	L	1

Table 3-5. Instruction Object Codes in Numerical Order (Continued)

OBJECT CODE	INSTRUCTION	
F0	RET	Р
F1	POP	AF
F2 ppqq	JP	P,addr
F3	DI	
F4 ppqq	CALL	P,addr
F5	PUSH	AF
F6 yy	OR	data
F7	RST	30H
F8	RET	M
F9	LD	SP,HL
FA ppqq	JP	M,addr
FB	El	
FC ppqq	CALL	M,addr
FD 00xx 9	ADD	IY,rr
FD 21 yyyy	ŁD	IY,data16
FD 22 ppqq	LD	(addr),IY
FD 23	INC	IY
FD 2A ppqq	LD	IY,(addr)
FD 2B	DEC	IY
FD 34 disp	INC	(1Y + disp)
FD 35 disp	DEC	(IY + disp)
FD 36 disp yy	LD	(IY + disp),data
FD 01ddd110 disp	LD	reg,(IY + disp)
FD 7 Osss disp	LD	(IY + disp),reg
FD 86 disp	ADD	A,(IY + disp)

OBJECT CODE	INSTRUCTION	
FD 8E disp	ADC	A,(IY + disp)
FD 96 disp	SUB	(IY + disp)
FD 9E disp	SBC	A,(IY + disp)
FD A6 disp	AND	(IY + disp)
FD AE disp	XOR	(IY + disp)
FD B6 disp	OR	(IY + disp)
FD BE disp	CP	(IY + disp)
FD CB disp 06	RLC	(IY + disp)
FD CB disp 0E	RRC	(IY + disp)
FD CB disp 16	RL	(IY + disp)
FD CB disp 1E	RR	(IY + disp)
FD CB disp 26	SLA	(IY + disp)
FD CB disp 2E	SRA	(IY + disp)
FD CB disp 3E	SRL	(IY + disp)
FD CB disp 01bbb110	BIT	b,(IY + disp)
FD CB disp 10bbb110	RES	b,(IY + disp)
FD CB disp 11bbb110	SET	b,(IY + disp)
FD E1	POP	IY
FD E3	EX	(SP),IY
FD E5	PUSH	IY
FD E9	JP	(IY)
FD F9	LD	SP,IY
FE yy	СР	data
FF	RST	38H
ľ		