

# Interfacing the 68000 to an AIM 65

**T**oday there are several 16-bit CPUs on the market; for a number of reasons the most famous are only three, the 8086, the Z8000 and the Motorola MC68000. We have been hearing a lot about what they can and cannot do; as a matter of fact, boards employing one of such CPUs did not have too much luck.

This recalls to memory what happened years ago: everybody realized that the Z80 was more powerful than the 8080, but an upgrading kit for 8080 machines simply did not sell. The reason was not the lack of Z80 software, because the Z80 can run 8080 software. It was that the user was not willing to spend money for something maybe better but not "useful."

Nowadays we have to ask ourselves how useful is a 16-bit CPU; we feel it is not for the computer consumer, the one who buys a computer just to play games or little more. There is a range of applications requiring more computational power than what is currently available on 8-bit CPUs. When we say "computational power," we do not only mean an extended instruction set or the capability of running standard programs ten times faster: all those aspects have to be considered as a whole, along with all the hardware facilities. Many concepts developed for the old mainframes are becoming prominent in microsystem design: can you imagine a multi-task, multi-processor system without the test-and-set instruction and the user-supervisor environment? Even the hobbyist with little background can successfully experiment with concurrent programming on a fairly small system, provided he has the right CPU to start with.

We think that a good 16-bit CPU has enough power to handle fairly sophisticated, concurrent programming. Among the available devices, the MC68000 is a good choice. Besides its nice hardware structure, the following points are to be taken into account:

- 1) Its instructions are powerful but limited in number. We feel that a large instruction set does not necessarily make a processor more powerful, it may instead confuse the programmer.
- 2) The instruction set is microprogrammed; it may be improved without changing the overall structure.
- 3) Its pipelined structure is optimized for speed.
- 4) It is asynchronous; this feature allows for easy interfacing with all kinds of devices and peripherals.

The 68000 has some drawbacks, too:

- 1) It does not provide a dynamic memory refresh like the Z8000; this is a really handy feature, even if software refresh is an alternative.
- 2) Its most interesting supporting chips are not scheduled to be available in the near future.
- 3) Like most of its competitors, there is not too much software available if we exclude that delivered from Motorola for their boards and development systems (which, in any case, are quite expensive).

---

## Luca Fusina and Claudio Granuzzo

*Luca Fusina, Via Mocenigo 8, Verona 37100, Italy.*

*All the article content may be used for any non-commercial purpose.*

Nowadays it seems that what really interests the computer consumer is software. He does not care too much about the underlying hardware, he is most concerned about the programs he can run on his machine. At most he considers the interface capabilities of his computer, but usually he even does not know the internal hardware structure. In our opinion there are still some people interested in system design: people who like to experiment with new devices. The tool for this kind of work is called a development system. After the hobbyist eliminates the ones that are too expensive, what is left is an evaluation system which basically is a single board equipped with a CPU and a handful of switches and LEDs. Experimenting with such boards is time consuming and not rewarding at all in any case. There must be a better solution.

### The Idea

Almost all of the computer enthusiasts around already own a microcomputer. Why not use our own system to control a 68000? In this article we will describe this hardware and software implementation on a Rockwell AIM 65. For the reader who is unfamiliar with this machine we will summarize its features. It is a single board based on the 6502 with a QWERTY keyboard, a 20-column thermal printer and an alphanumeric display, 4K byte of RAM, an 8K byte ROM monitor, a 4K byte ROM assembler, and 2 Versatile Interface Adapter chips for I/O and expansion. We had to make only a few trivial hardware changes.

We have said, indeed, that we are going to control our 68000, but which way? We want to be able to control it during each read or write cycle (from now on simply cycle), in real time, changing the mode of operation according to necessity among all the ones available to our system. Furthermore, we want to be able to manipulate during each cycle all the 68000 control signals; this way we can simulate interrupts, multi-processing and so on.

### The Hardware

All we needed to implement our idea was nine eight-bit I/O ports and a couple of decoders. The 68000 became a peripheral connected to the AIM bus at a certain address. On the AIM expansion connector we found all we needed: the 8-bit bi-directional data lines, the 16-bit address lines, and two control signals: R/W and O2 which are used for synchronizing R/W operations. Figure 1 (page 15) shows the block diagram of the interface; Figure 2 (page 16) is the schematic. For all the 6502 timings, the reader can refer to the 6502 hardware manual.

From now on we assume the reader understands 68000 hardware and software details; refer to the MC68000 user's manual for a complete description of this processor.

As the 68000 is asynchronous, we can control each cycle using the signal  $\overline{DTACK}$ , which stands for data transfer acknowledge. When the 68000 wants to perform a read or a write, it asserts the  $\overline{AS}$  signal and waits for  $\overline{DTACK}$ . At this point our AIM program can do all it has to, and when finished it asserts  $\overline{DTACK}$  by writing to location \$8XXB, signaling the 68000 to continue. IC 20 (a 74LS74 flip-flop) takes care of negating  $\overline{DTACK}$  when 68000 negates  $\overline{AS}$ .

All 68000 signals are interfaced to the AIM through six DM81LS95 buffers and three 74LS373 latches. The 68000 interface is seen by the AIM as a 1Kbyte memory. The 6502

can address up to sixty-four 1Kbyte pages and the board can be located anywhere inside them, provided there are no conflicts with the AIM 65 requirements. This is accomplished with a DM8131 six-bit comparator (IC 10). To select the right page the user must supply the appropriate logic levels to the comparator inputs. In our implementation the board is located at \$8000. Inside this address space there are sixteen meaningful locations, from address \$8XX0 to address \$8XXF. Only twelve are, however, actually used and only the first nine are used to interface the 68000, by means of selecting one of the I/O ports. Selection 10 (signal  $\bar{Y}9$  in Figure 2, address \$8XX9) is used to control the  $\bar{H}A L T$  line. Number eleven is not connected. Number twelve asserts  $\bar{D}T A C K$  (signal  $\bar{Y}11$  in Figure 2, address \$8XXB). Refer to Figures number 3, 4, 5 (page 17) for a detailed explanation about how the ports are arranged. Note that with this hardware it is not possible to use the M command of the AIM monitor inside the board space.

There are two 68000 signals not connected to any port:  $\bar{V}M A$  (valid memory address) and  $E$  (enable). Motorola implemented these signals to maintain compatibility with existing 6800 peripherals. In our opinion it is better to use them as test points. The user can easily add one additional port to the interface to monitor them under program control.

The network of open collector inverting gates connected to the 555 timer and the \$8XX9 selection is used to interface correctly the 68000  $\bar{H}A L T$  and  $\bar{R}E S E T$  signals, which are bi-directional. Two LEDs can be used to monitor their logic levels. The board performs an automatic power-on reset; a manual reset is also provided, as well as software  $\bar{H}A L T$  and  $\bar{R}E S E T$  control.

## The Software

Before entering into program details, it may be a good idea to lay down its objectives:

Run-time control of the dynamic evolution of each 68000 instruction step using the AIM keyboard. It is possible to execute a program stopping the 68000 every cycle, or to execute any number of instructions consecutively; a dynamic switch between these two modes is possible, too.

Run-time control of the 68000 input control signal (IC 19, #74LS374 latch). The AIM 65 keyboard can be used to supply a byte to be stored in that latch. We called this feature "dummy memory."

Output on display/printer of each 68000 cycle including addresses, data and control signals coming out from the processor.

Dynamic allocation of memory. 68000 memory is segmented and each segment base address can be located anywhere inside the AIM free RAM. If the 68000 is doing a read, it is possible to enter data from keyboard; if it is doing a write, it is possible to do a data display. This way no effective memory operations are done.

Use of all AIM 65 peripherals and utilities under 68000 program control. We defined that a 68000 segment cannot be greater than 64Kbytes (in automatic mode). If a write is performed inside the first 256 bytes of the last 1Kbyte page available to a segment (address \$00FCXX) it is assumed that a 6502 subroutine call is made. The 68000 lower data byte is loaded in the 6502 accumulator. The 68000 upper data byte is used to index a table of pointers to 6502 subroutines. On return, the 6502 accumulator is copied into two locations, one

# Bring the flavor of Unix To your Z80-based CP/M system with Unica

*"Unicum: a thing unique in its kind, especially an example of writing.  
Unica: the plural of unicum."*

The Unica: a unique collection of programs supporting many features of the Unix operating system never before available under CP/M. The Unica are more than software tools; they are finely crafted instruments of surgical quality. Some of the Unica are:

```
bc - binary file compare
cat - catenate files
cp - copy one or more files
dm - disk map and statistics
hc - horizontal file catenation
ln - create file links (aliases)
ls - directory lister
mv - move (rename) files, even across users
rm - remove files
sc - source file compare, with resynchronization
srt - in-memory file sorter
sr - search multiple files for a pattern
sp - spelling error detector, with 20,000 word dictionary
```

Each Unicum understands several flags ("options" or "switches") which control program alternatives. No special "shell" is needed; Unica commands are typed to the standard CP/M command interpreter. The Unica package supports several Unix-like facilities, like filename user numbers:

```
sc data.bas;2 data.bas;3
(compares files belonging to user 2 and user 3);
Wildcard patterns:
```

```
rm "tmp" -v
(types each filename containing the letters TMP and asks whether to delete the file);
```

```
I/O redirection:
ls -a >list
(writes a directory listing of all files to file "list");
```

```
Pipes:
cat chap ! sp ! srt >lst:
(concatenates each file whose name starts with "chap", makes a list of misspelled words, sorts the list, and prints it on the listing device).
```

The Unica are written in XM-80, a low level language which combines rigorously checked procedure definition and invocation with the versatility of Z80 assembly language. XM-80 includes a language translator which turns XM-80 programs into source code for MACRO-80, the industry standard assembler from Microsoft. It also includes a MACRO-80 object library with over forty "software components", subroutine packages which are called to perform services such as piping, wildcard matching, output formatting, and device-independent I/O with buffers of any size from 1 to 64k bytes.

The source code for each Unicum main program (but not for the software component library) is provided. With the Unica and XM-80, you can customize each utility to your installation, and write your own applications quickly and efficiently. Programs which you write using XM-80 components are not subject to any licensing fee.

Extensive documentation includes tutorials, reference manuals, individual spec sheets for each component, and thorough descriptions of each Unicum.

Update policy: each Unica owner is informed when new Unica or components become available. At any time, and as often as you like, you can return the distribution disk with a \$10 handling fee and get the current versions of the Unica and XM-80, with documentation for all new or changed software.

The Unica and XM-80 (which requires MACRO-80) are priced at \$195, or \$25 for the documentation. The Unica alone are supplied as .COM executable files and are priced at \$95 for the set, or \$15 for the documentation. Software is distributed on 8" floppy disks for Z80 CP/M version 2 systems.

## Knowlogy

"Shaping Knowledge for Evolving Worlds"

P.O. Box 283


Wilsonville, Oregon 97070

Visa/Mastercard customers call (503) 635-5701 after hours for next day shipment.

CP/M is a trademark of Digital Research; Unica is a trademark of Knowlogy; Unix is a trademark of Bell Telephone Labs; XM-80 is a trademark of Scientific Enterprises; Z80 is a trademark of Zilog Inc.

DISK DRIVE WOES?  
 PRINTER INTERACTION?  
 MEMORY LOSS?  
 ERRATIC OPERATION?

# Don't Blame The Software!



Power Line Spikes, Surges & Hash could be the culprit!  
 Floppies, printers, memory & processor often interact! Our unique ISOLATORS eliminate equipment interaction AND curb damaging Power Line Spikes, Surges and Hash.

- ISOLATOR (ISO-1) 3 filter isolated 3-prong sockets; integral Surge/Spike Suppression; 1875 W Maximum load, 1 KW load any socket ..... \$62.95
- ISOLATOR (ISO-2) 2 filter isolated 3-prong socket banks; (6 sockets total); integral Spike/Surge Suppression; 1875 W Max load, 1 KW either bank ..... \$62.95
- SUPER ISOLATOR (ISO-3), similar to ISO-1 except double filtering & Suppression ..... \$94.95
- ISOLATOR (ISO-4), similar to ISO-1 except unit has 6 individually filtered sockets ..... \$106.95
- ISOLATOR (ISO-5), similar to ISO-2 except unit has 3 socket banks, 9 sockets total ..... \$87.95
- CIRCUIT BREAKER, any model (add-CB) ..... Add \$ 8.00
- CKT BRKR/SWITCH/PILOT (-CBS) ..... Add \$16.00

Master-Charge, Visa, American Express  
 Order Toll Free 1-800-225-4876  
 (except AK, HI, MA, PR & Canada)

**ESP Electronic Specialists, Inc.**

171 South Main Street, Natick, Mass. 01760  
 Technical & Non-000 1-617-655-1532

## PROBLEM:

How to mate your CP/M® or ISIS® system to the Z-8000

(without losing all your present capabilities)

## SOLUTION:

**ZEX** is the software connection which permits Z-8000 applications to run under your current operating system, resulting in portable 16-bit software which runs under CP/M or ISIS! And ZEX is user-configured for any Z-8000 alternate bus master, so that it can support your prototype hardware, as well as commercially available Z-8000 boards.

**ZAS** is a complete Z-8000 Development Package, which includes a powerful relocatable cross assembler (ZAS), a flexible object task builder (ZLK), and an absolute object loader (ZLD), as well as the ZEX run time module. The package was developed specifically for the Z-8000, and supports the complete Zilog instruction syntax for both the Z8001 and Z8002, including support for mixed segmented and non-segmented code.



**WESTERN WARES**

Box C Norwood, CO 81423 (303)327-4898

**ZAS Package** CP/M® .. \$395  
 ISIS-II® .. \$495  
**Manual Only**..... \$25  
 Supplied on Single Density 8" Disk

CP/M® Digital Research, Inc. ISIS-II® Intel Corp.

inside the 68000 user data segment and the other inside its supervisor data segment.

The 68000 is operated cycle by cycle by the program in Listing 1, p. 36. As the program currently running evolves, whatever happens is shown on the display/printer or whatever is connected to the AIM 65. Various instruction combinations can be tried, and the operation of the 68000 becomes clear.

The five objectives that we have so far discussed are implemented in a program 519 bytes long. The user has to select the operating mode by storing an appropriate value in a control byte, CONTRL. Each bit controls a mode as explained below.

If bit 0 is set, after printing the 68000 address the AIM 65 program requests a byte from the keyboard. It will be stored in the latch connected to the 68000 input control signals.

If bit 1 is set, manual mode is selected, otherwise automatic mode is assumed. Manual mode corresponds to the dummy memory R/W mode previously discussed; in the auto mode, R/W is performed from memory.

If bit 2 is set, before issuing the  $\overline{DTACK}$  signal the user is requested to validate all operations performed during the current cycle by entering a carriage return. This is also called step mode. Any other character will repeat the current cycle. No such validation check is made if bit 2 is cleared.

If bit 4 is set, fast mode is selected. When this mode is selected 68000 cycle status output is suppressed. This allows for fast 68000 program running, as a great deal of the AIM housekeeping time is spent reporting things on display/printer.

The previous modes can be mixed together. Fast mode overrides all the others. When it is set, the other modes are used to select the mode that will be entered upon error. Dynamic mode changing can be accomplished by executing a 68000 instruction that stores a new value in the control variable. Thus, a 68000 program can put itself in Step mode.

Memory segmented is implemented using two tables, FCTAB and MAXADD. They specify the AIM 65 base addresses of each 68000 segment and their extension. These latter values must be supplied, and they must be consistent with the former ones. Of course, each 68000 segment starts from location \$0000000.

## Final Thoughts

We have so far discussed how to build from scratch a small development system for Motorola's 16-bit processor, the MC68000. The underlying concepts are quite general, and it should not be difficult to implement our idea using the reader's own computer instead of our AIM 65. The ones familiar with this machine will have already noted that the accompanying program was not listed with the 20-column thermal printer available on the AIM board, and that the assembler was modified.

In fact, besides using the AIM 65 as an experimental computer, we use it as our "big" system. Anyone who is interested and wants more information about how we did it may write to the authors. Let us now report the impressions about the MC68000 that we gained using the board we have here presented. We appreciated most the power and simplicity of its instruction set. Some things shocked us, though. For example, you can try to execute a CLR to memory and see what happens. Before clearing the desired locations, the processor reads them. This, of course, wastes time and has no usefulness. Any-

way, summing up all the againsts and fors, it proved to be a superior processor. After executing just a few programs, the user accustomed to 8-bit microprocessors will no longer be satisfied with them.

The MC68000 architecture is a bit different from standard 8-bit machines. The reader who will use our board might then have some problems. Let us give some hints that may prove useful.

The 68000 has a pipelined structure. This means that it fetches one or more words before actually executing the instruction. These words, which may be subsequent instructions, are printed and displayed. Such a thing may lead one to think that the processor is not executing properly; on the contrary, it is doing its job. Again, during stacking operations, words may not be stacked following the address ordering; the overall stacking procedure is still correct.

The MC68000 is a 16-bit machine, therefore it addresses by words. Instructions must start on even boundaries. If the user specifies the initial PC to be at an odd address, the 68000 will enter an address error exception. If the supervisor stack point also starts at an odd address, well, you will be in trouble.

There are, of course, many other things that should be said, but it may be more interesting to explore the 68000 world yourself.


Concluding, we would like to point out that everything we have said so far is not restricted to a particular machine. Some readers will like to experiment with a different CPU, say the Z8000, and we think they will not have too many problems adapting our ideas to their needs. After a few weeks of experimenting with our board, the need for more sophisticated software may arise. It should not be too difficult to write a cross assembler using AIM BASIC. This would eliminate the need for hand compiling all the 68000 instructions. Again, it is possible to slightly modify the hardware to let the 68000 have an independent life, without passing through the AIM for executing its instructions.


Italy is not that far away; anyone who wants to write us to exchange opinions about computers is encouraged to do so.

DDJ

(Figures 2-6 on pages 16 and 17)

(Listing begins on page 36)





by LUCA FUSINA and CLAUDIO GRANUZZO  
Schematic of MC68000/AIM 65 interface.

Figure 2

### 68000 On-Board Selections

Address (Hex)	Selection
8XX0	68000 lower 8 data bit (WRITE)
8XX1	68000 upper 8 data bit (WRITE)
8XX2	68000 output control signals (refer to Figure 4)
8XX3	68000 input control signals (refer to Figure 5)
8XX4	68000 lower 8 address bit
8XX5	68000 middle 8 address bit
8XX6	68000 upper 7 address bit
8XX7	68000 lower 8 data bit (READ)
8XX8	68000 upper 8 data bit (READ)
8XX9	$\overline{\text{HALT}}$
8XXA	N.C. (not connected)
8XXB	$\overline{\text{DTACK}}$

Figure 3

### 68000 Input Control Signals (IC19)

Bit No. on AIM Data Bus	Signal	
AD0	$\overline{\text{BGACK}}$	bus grant ack
AD1	$\overline{\text{BERR}}$	bus error
AD2	N.C. (not connected)	
AD3	$\overline{\text{VPA}}$	valid peripheral address
AD4	$\overline{\text{BR}}$	bus request
AD5	IPL0	interrupt priority level 0
AD6	IPL1	interrupt priority level 1
AD7	IPL2	interrupt priority level 2

Figure 5

### 68000 Output Control Signals (IC22)

Bit No. on AIM Data Bus	Signal	
AD0	$\overline{\text{WRITE}}$	write
AD1	$\overline{\text{LDS}}$	lower data strobe
AD2	$\overline{\text{UDS}}$	upper data strobe
AD3	$\overline{\text{AS}}$	address select
AD4	$\overline{\text{BG}}$	bus grant
AD5	FC2	function code 2
AD6	FC1	function code 1
AD7	FC0	function code 0

Figure 4

### Meaning of the fields in the AIM listing of the 68000 program:




Figure 6

*Elegance*

*Power*

*Speed*



**BDS Users' Group**

Supporting All C Users

Box 287

Yates Center, KS 66783

(Listing begins on page 36)

# 68000/AIM 65

(Listing, text begins on page 12)

(See Figure 6, page 17 for meaning of fields in Listing)

```

M)=801 00 00 00 00 CONTROL MODE TO AUTO AND
(< /) 0801 04 STEP
*)=200 RUN
(G) /
SP RW 000000 0000 SSP FETCH
SP RW 000002 00FE PC FETCH
SP RW 000004 0000 PC FETCH
SP RW 000006 0008 PC FETCH
SP RW 000008 46FC MOVE.W #0,SR SWITCH TO USER PROGRAM
SP RW 00000A 0000 NOP FETCHED BUT NOT EXECUTED (FBNE)
UP RW 00000C 4E71
UP RW 00000E 23FF MOVE.W #100,$FC00.L LINK ATM SUBROUTINE READBYTE
UP RW 000010 0000
UP RW 000012 FC00
UP RW 000014 13F9 EXEC READBYTE THE BYTE SHOWN IN THE DATA FIELD WAS
UD WW 00FC00 05 ENTERED WITH THE AIM KEYBOARD)
UP RW 000016 0000 MOVE.B 0000.L 0001.L
UP RW 000018 0000
UP RW 00001A 0000
UD RH 000000 0504 READ LOC. 0000
UP RW 00001C 0001
UD WL 000000 05 WRITE LOC. 0001 (MODE CONTROL LOC.)
UP RW 00001E 7E4E71 NOP NOW THE MODE IS CHANGED: IT IS REQUESTED A BYTE TO BE
UP RW 000020 7E4E71 STORED ON THE 68000 CONTROL INPUT LINES (LEV. 4 INT.)
SD WW 0000FC FF001E STACK PC LOW (CNTRL BYTE=FF, INT. CLEARED)
IA RW FBFFFC FFH 0064 IA AS FUNCTION CODE=IA, WE ARE
SD WW 0000F8 FF0000 STACK STATUS IN MANUAL MODE; VECT.W=64
SD WW 0000FA 0000 ESCAPE FROM THE PROGRAM TO
(< /) 0801 05 00 00 00 CHANGE MODE: NOW WITHOUT THE
(< /) 0801 04 CONTROL BYTE
*)=200
(G) /
SD WW 0000FA 0000
SD RW 000190 M 0000 STACK PC HIGH
SD RW 000192 M 0000 FETCH INT. VECT. (WE ARE IN MAN. MODE AS WE
SP RW 004000 M 4E73 ARE OUT OF SUP. DATA SEGMENT
SP RW 004002 M 4E71 RTE MANUAL MODE AS WE ARE OUT THE SUP. PROG. SEG
SD RW 0000F8 0000 NOP FBNE, MANUAL MODE
SD RW 0000FA 0000 UNSTACK PARAMETERS
SD RW 0000FC 0000
SD RW 0000FE 00FE BACK TO USER PROGRAM
UP RW 000020 4E71
UP RW 000022 4E71
UP RW 000024 4E71
UP RW 000026 4E71
    
```

```

M)=801 04 00 00 00 CONTROL MODE TO MANUAL AND
(< /) 0801 04 STEP
*)=200 RUN
(G) /
SP RW 000000 M 0000 SSP FETCH
SP RW 000002 M 1000 PC FETCH
SP RW 000004 M 0000 PC FETCH
SP RW 000006 M 4000 PC FETCH
SP RW 004000 M 46FC MOVE.W #0,SR SWITCH TO USER PROGRAM
SP RW 004002 M 0000 NOP FETCHED BUT NOT EXECUTED (FBNE)
SP RW 004004 M 4E71 CLR.L $7000.W CLEAR LOC. $7000-$7003
UP RW 004006 M 7000
UP RW 004008 M 4E71
UP RW 007000 M FFFF READS THE LONG WORD (UNUSEFUL)
UD RW 007002 M FFFF
UP RW 00400A M 4E71
UP RW 00400C M 0000 CLEAR LONG WORD
UD WW 007000 M 0000
UP RW 00400E M 4E71
UP RW 004010 M 2000 MOVE.W #2000,D0 SET DATA REG. 0
UP RW 004012 M C0FC MULU.W #4,D0 16-BIT MULTIPLICATION
UP RW 004014 M 0004
UP RW 004016 M 33C0 MOVE.W D0,$8000.L SHOW D0 CONTENTS
UP RW 004018 M 0000
UP RW 00401A M 8000
UP RW 00401C M 4E71
UD WW 008000 M 8000 THE RESULT OF MULU.W IS $8000
UP RW 00401E M 4E71
UP RW 004020 M 80FC DIVU.W D0,R0 ZERO DIVIDE: WHAT HAPPENS NOW?
UP RW 004022 M 0000
UP RW 004024 M 4E71
SD WW 0000FE 4024 FBNE
SD WW 0000FF 4024 STACK PC: ZERO DIVIDE EXCEPTION
SD WW 0000FA 0004
SD WW 0000FC 0000 STACK STATUS
SD RW 000014 M 0000 READS ZERO DIVIDE VECTOR
SD RW 000016 M 2000
SP RW 009000 M 4E73
SP RW 009002 M 4E71
SD RW 0000FA M 0004
SD RW 0000FC M 0000
SD RW 0000FE M 4024
UP RW 004024 M 4E71
UP RW 004026 M 33C0
UP RW 004028 M 0000
UP RW 00402A M 6000
UP RW 00402C M 4E71
UD WW 006000 M 8000
UP RW 00402E M 4E71
    
```

```

PAGE 01
PASS 2
0000 0000 ;*****
0001 0000 ;* MC68000 INTERFACING PROGRAM *
0002 0000 ;* *
0003 0000 ;* *
0004 0000 ;* WRITTEN BY LUCA FUSINA AND CLAUDIO GRANUZZO *
0005 0000 ;*****

0012 0000 ;IF MORE 4502 USER SUBROUTINES ARE ADDED, THEIR EXACT
0013 0000 ;NUMBER MUST BE SPECIFIED
0014 0000 MAXROW=2

0016 0000 ;BOARD BASE ADDRESS
0017 0000 BRDADD=$8000

0019 0000 ;ATM 65 MONITOR SUBROUTINES EQUATES
0020 0000 CRLW=$FA13 ;OUTPUT CR,LF
0021 0000 BLANK=$E83E ;OUTPUT A BLANK
0022 0000 NUMA=$EA44 ;OUTPUT A BYTE AS TWO HEX CHAR.
0023 0000 OUTPUT=$E97A ;OUTPUT A CHAR.
0024 0000 RBYTE=$E9FD ;READ TWO HEX CHAR. FROM KEYBOARD
0025 0000 ? AND PACK THEM IN ONE BYTE
0026 0000 READ=$E93C ;READ ONE CHAR.
    
```

```

0029 0000 ;USER MAY SPECIFY THESE VAR. ADDR.; IF SEGMENT ADDR.
0030 0000 ;ARE CHANGED, THESE ADDR. MUST BE ACCORDINGLY DEFINED
0031 0000 ;*=$800
0032 0800 SAVEAU ;REFER TO THE CALSUB ROUTINE
0033 0800 ;*=$500
0034 0500 SAVEAS ;REFER TO THE CALSUB ROUTINE

0037 0500 ;POINTER TO START ADDR. OF 6502 SUBR. ADDR. TABLE
0038 0500 ;*=$FA
0039 00FA LOCJMP

0041 00FA ;THE FOLLOWINGS ARE USED AS POINTER FOR
0042 00FA ;INDIRECT 6502 ADDRESSING
0043 00FA ;*=$*
0044 00FB FD ;HIGH BYTE OF A POINTER USED
0045 00FB ? ; FOR 68000 TO MEMORY OPERATIONS
0046 00FB ?
0047 00FC F1 ;*=$*+1 ;LOW BYTE OF POINTER

0049 00FC ;THE FOLL. ARE USED TO SAVE THE 68000 ADDR.
0050 00FC ;*=$*+1
0051 00FD SAVEI ;*=$*+1
0052 00FE SAVEH ;*=$*+1
0053 00FF SAVEH ;*=$*+1
    
```

```

Page 02
0058 00FF ;MODE CONTROL VARIABLE. THE ADDR. OF THIS VAR.
0059 00FF ;MUST BE INSIDE USER DATA SEGMENT, SO A 68000
0060 00FF ;PROGRAM CAN CHANGE IT
0061 00FF ;*=$801
0062 0801 CONTRL

0065 0801 ;THE FOLL. ARE THE BOARD ADDR.; REFER TO THE TEXT
0066 0801 ;HARDWARE DESCRIPTION FOR THE THEIR MEANING
0067 0801 ;*BRDADD
0068 8000 DTL
0069 8000 ;*=$*+1
0070 8001 DIH ;*=$*+1
0071 8001 ;*=$*+1
0072 8002 CIN ;*=$*+1
0073 8002 ;*=$*+1
0074 8003 COUT ;*=$*+1
0075 8003 ADDL ;*=$*+1
0076 8004 ;*=$*+1
0077 8004 ADDH ;*=$*+1
0078 8005 ;*=$*+1
0079 8005 ADDH ;*=$*+1
0080 8006 ;*=$*+1
0081 8006 DOL ;*=$*+1
0082 8007 ;*=$*+1
0083 8007 DOH ;*=$*+1
0084 8008 ;*=$*+1
0085 8008 HALT ;*=$*+1
0086 8009 ;*=$*+1
0087 8009 RES ;*=$*+1
0088 800A DTACK
0089 800A
0090 8008
    
```

```

0095 8008 ;*=$200
0096 0200 78 SEI
0097 0201 A9FF LDA #0FF
0098 0203 8D03B0 STA COU ;CLEAR 68000 INPUT SIGN.
0099 0206 2013EA LOOP JSR CRLW
0100 0209 AD02B0 WAITAS LDA CIN
0101 020C 2908 AND #9
0102 020E D0F9 BNE WAITAS ;WAIT FOR ADDR. STROBE
0103 0210 AD010B LDA CONTRL
0104 0213 2908 AND #8 ;SPEEDY MODE CONTROL BIT
0105 0215 F003 BEQ OUTFC
0106 0217 4C2E03 JMP FAST
    
```

```

Page 03
0109 021A ;OUTPUT 68000 FUNCTION CODE
0110 021A ;U1(UNDEFINED),U2(UNDEFINED),UP(SUPERVISOR PROGRAM),
0111 021A ;PROGRAM),SP(SUPERVISOR PROGRAM),
0112 021A ;UD(USER DATA),SD(SUPERVISOR DATA),
0113 021A ;IU(UNDEFINED),IA(INTERRUPT ACK.)
0114 021A AD02B0 OUTFC LDA CIN

0115 021D 29E0 AND #Z11100000
0116 021F 4A LSR A
0117 0220 4A LSR A
0118 0221 4A LSR A
0119 0222 4A LSR A
0120 0223 AA TAX
0121 0224 BDEB03 LDA TABFC,X
0122 0227 207AE9 JSR OUTPUT
0123 022A BDE903 LDA TABFC+1,X
0124 022D 207AE9 JSR OUTPUT
0125 0230 203EEB JSR BLANK
    
```

```

0128 0233 ;OUTPUT 68000 R/W CODE
0129 0233 ;MW(WRITE WORD),RW(READ WORD),WH(WRITE HIGH
0130 0233 ;BYTE),WL(WRITE LOW BYTE),RL(READ LOW BYTE),
0131 0233 ;RH(READ HIGH BYTE),UN(UNDEFINED)
0132 0233 AD02B0 OUTRWL LDA CIN
0133 0236 2907 AND #7
0134 0238 0A ASL A
0135 0239 AA TAX
0136 023A BDD803 LDA TABRWL,X
0137 023D 207AE9 JSR OUTPUT
0138 0240 BDD903 LDA TABRWL+1,X
0139 0243 207AE9 JSR OUTPUT
0140 0246 203EEB JSR BLANK

0143 0249 ;OUTPUT 68000 ADDRESSES
0144 0249 ;WE MULTIPLY BY TWO TO CONVERT FROM
0145 0249 ;68000 WORD ADDR. TO BYTE ADDR.
0146 0249 AD04B0 OUTADD LDA ADDL
0147 024C 0A ASL A
0148 024D 85FD STA SAVEL
0149 024F AD05B0 LDA ADDH
0150 0252 2A ROL A
0151 0253 85FE STA SAUEH
0152 0255 AD06B0 LDA ADDH
0153 0258 2A ROL A
    
```

```

0154 0259 85FF STA SAVEH
0155 025B 2046EA JSR NUHA
0156 025E A5FE LDA SAVEH
0157 0260 2046EA JSR NUHA
0158 0263 A5FD LDA SAVFL
0159 0265 2046EA JSR NUHA
0160 0268 203EE8 JSR BLANK

0163 026B AD0108 INCHD LDA CONTRL
0164 026E 2901 AND #1 ;WITH THIS BIT SET A BYTE IS
0165 0270 ; ENTERED FROM KEYBOARD
0166 0270 ; TO CONTROL THE 68000 INPUT SGN.
0167 0270 F006 BEQ NOCKMD
0168 0272 20FDE3 CMD JSR RBYTE
0169 0275 8D0380 STA COUT
0170 027B AD0108 NOCKMD LDA CONTRL
0171 027B 2902 AND #2 ;MANUAL OR AUTO MODE CNTR. BIT
0172 027D F02D BEQ AUTO

Page 04

0175 027F ;MANUAL MODE: READ FROM KEYBOARD.
0176 027F ;MEMORY WRITE TO DISPLAY/PRINTER ONLY
0177 027F A94D MANUAL LDA #4AD
0178 0281 207AE9 JSR OUTPUT ;OUTPUT 'M'
0179 0284 203EE8 JSR BLANK
0180 0287 AD0280 LDA CIN
0181 028A 2901 AND #1 ;TEST 68000 R/W
0182 028C 000F BNE READH

0184 028E ;IF WRITE OUTPUT 68000 DATA BUS
0185 028E AD0180 WRITEN LDA DIH
0186 0291 2046EA JSR NUHA
0187 0294 AD0080 LDA DIH
0188 0297 2046EA JSR NUHA
0189 029A 4C1703 JMP TSER

0191 029D ;IF READ, GET TWO BYTES FROM KEYBOARD AND PUT THEM
0192 029D ;ON THE 68000 INPUT DATA LATCHES
0193 029D 20FDE3 READM JSR RBYTE
0194 02A0 8D0080 STA DOH
0195 02A3 20FDE3 JSR RBYTE
0196 02A6 8D0780 STA DOL
0197 02A9 4C1703 JMP TSER

0200 02AC ;AUTO MODE: R/W FROM MEMORY
0201 02AC AD0280 AUTO LDA CIN

0203 02AF ;MEMORY SEGMENTATION SECTION: IF OVERFLOW
0204 02AF ;ERROR OR INTA STATE SWITCH TO MANUAL MODE
0205 02AF 29E0 FCADD AND #X1110000D
0206 02B1 4A LSR A
0207 02B2 4A LSR A
0208 02B3 4A LSR A
0209 02B4 4A LSR A
0210 02B5 4A LSR A
0211 02B6 AA TAX
0212 02B7 E007 CPX #7
0213 02B9 F0C4 BEQ MANUAL ;68000 HAS ACK. AN INTERRUPT
0214 02BB A5FF LDA SAVEH
0215 02BD 00C0 BNE MANUAL ;SEGMENT GREATER THAN 64K.
0216 02BF A5FE LDA SAVEH
0217 02C1 C9FC CMP #9FC ;6502 SUBROUTINE CALL IF 68000
0218 02C3 ; ADDR. IS EQUAL TO 400FC00
0219 02C3 0003 BNE LABD
0220 02C5 4CA203 JMP CALSUB
0221 02C8 DD0004 LABD CMP MAXADD,X
0222 02CB B0B2 BCS MANUAL ;ERR. IF SEGMENT IS
0223 02CD ; OUT OF ITS RANGE
0224 02CD 18 CLC
0225 02CE 7DF803 ADC FC1AR,X ;ADD SEG. OFFSET TO EFFECTIVE
0226 02D1 ; 68000 ADDR., SO TO SELECT THE
0227 02D1 ; RIGHT MEMORY LOCATIONS IN THE
0228 02D1 ; AIM MEMORY SPACE
0229 02D1 ;
0229 02D1 85FC STA F1
0230 02D3 A5FD LDA SAVEL

Page 05

0231 02D5 85FB STA F0
0232 02D7 AD0280 LDA CIN
0233 02DA 2901 AND #1 ;TEST 68000 R/W
0234 02DC 0025 BNE READA

0236 02DE ;AUTO WRITE IN MEMORY
0237 02DE AD0280 WRITA LDA CIN
0238 02E1 2902 AND #2 ;TEST 68000 UPPER DATA STROBE
0239 02E3 000A BNE NOLDS

0241 02E5 ;WRITE UPPER DATA BYTE
0242 02E5 A000 WRIUDS LDY #0D
0243 02E7 AD0180 LDA DIH
0244 02EA 91FB STA (F0),Y
0245 02EC 2046EA JSR NUHA
0246 02EF AD0280 NOLDS LDA CIN
0247 02F2 2904 AND #4 ;TEST 68000 LOWER DATA STROBE
0248 02F4 000A BNE NOLDS

0250 02F6 ;WRITE 68000 LOWER DATA BYTE
0251 02F6 A001 WRILDS LDY #1
0252 02F8 AD0080 LDA DIH
0253 02FB 91FB STA (F0),Y
0254 02FD 2046EA JSR NUHA
0255 0300 4C1703 JMP TSER

0257 0303 ;READ A WORD FROM MEMORY
0258 0303 A000 READA LDY #0
0259 0305 81FB LDA (F0),Y
0260 0307 8D0080 STA DOH
0261 030A 2046EA JSR NUHA
0262 030D A001 LDY #1
0263 030F 81FB LDA (F0),Y
0264 0311 8D0780 STA DOL
0265 0314 2046EA JSR NUHA

0268 0317 ;IF STEP MODE IS SELECTED, WAIT FOR A CHAR. FROM
0269 0317 ;KEYBOARD; IF IT IS NOT A CR DO NOT ISSUE
0270 0317 ;DTACK, AND REPEAT THE CICLE
0271 0317 AD0108 TSER LDA CONTRL
0272 031A 2904 AND #4 ;STEP MODE CONTROL BIT
0273 031C F00A BEQ DTA
0274 031E 203CE9 JSR READ
0275 0321 C90D CMP #0D
0276 0323 F003 BEQ DTA
0277 0325 4C0602 JMP LOOP

0279 0328 ;ISSUE DTACK
0280 0328 AD0B80 DTA LDA DTACK
0281 0328 4C0602 JMP LOOP

0284 032E ;FAST AUTO MODE: NO OUTPUT IS PERFORMED

0286 032E ;SAVE 68000 ADDR.
0287 032E AD0480 FAST LDA ADDL
0288 0331 00A ASL A ;MULTIPLY BY TWO

Page 06

0289 0332 85FB STA F0
0290 0334 AD0580 LDA ADDM
0291 0337 2A ROL A
0292 0338 85FE STA SAVEH
0293 033A AD0480 LDA ADDH
0294 033D 2A ROL A
0295 033E F003 BEQ FAST ;SKIP IF SEG. IS LESS THAN 64K
0296 0340 4C1A02 OUTF1 JMP OUTFC ;ERR.: OUTPUT CYCLE STAT.

0298 0343 ;MEMORY SEGMENTATION SECTION: ON ERROR
0299 0343 ;STANDARD CYCLE HANDLING IS ENTERED, AND
0300 0343 ;FAST MODE IS RE-ENTERED NEXT CYCLE
0301 0343 AD0280 FAST1 LDA CIN
0302 0346 29E0 AND #5ED ;68000 FUNCTION CODE
0303 0348 4A LSR A
0304 0349 4A LSR A
0305 034A 4A LSR A
0306 034B 4A LSR A
0307 034C 4A LSR A
0308 034D AA TAX
0309 034E E007 CPX #7
0310 0350 F0EE BEQ OUTF1 ;SKIP IF INTA
0311 0352 A5FE LDA SAVEH
0312 0354 C9FC CMP #9FC ;6502 SUBROUTINES CALL
0313 0356 F04A BEQ CALSUB
0314 0358 A5FE LDA SAVEH
0315 035A DD0004 CMP MAXADD,X
0316 035D B0E1 BCS OUTF1 ;OUT OF SEG. RANGE ERR.
0317 035F 18 CLC
0318 0360 7DF803 ADC FC1AR,X ;ADD SEG. OFFSET
0319 0363 85FC STA F1
0320 0365 AD0280 LDA CIN
0321 0368 2901 AND #1 ;TEST 68000 R/W
0322 036A D022 BNE READH

0324 036C ;FAST MEMORY WRITE
0325 036C AD0280 WRITF LDA CIN
0326 036F 2902 AND #2 ;68000 UDS
0327 0371 0007 RNE NOLDSF
0328 0373 A000 LDY #0
0329 0375 AD0180 WRFUDS LDA DIH
0330 0378 91FB STA (F0),Y
0331 037A AD0280 NOLDSF LDA CIN
0332 037D 2904 AND #4 ;68000 LDS
0333 037F 0007 BNE NOLDSF
0334 0381 A001 WRFLDS LDY #1
0335 0383 AD0080 LDA DIH
0336 0386 91FB STA (F0),Y
0337 0388 AD0080 NOLDSF LDA DTACK
0338 038B 4C0902 JMP WAITAS

0340 038E ;FAST MEMORY READ
0341 038E A000 READF LDY #0
0342 0390 81FB LDA (F0),Y
0343 0392 8D0080 STA DOH
0344 0395 A001 LDY #1
0345 0397 81FB LDA (F0),Y
0346 0399 8D0780 STA DOL

Page 07

0347 039C AD0B80 LDA DTACK
0348 039F 4C0902 JMP WAITAS

0351 03A2 ;6502 SUBROUTINES HANDLER. 68000 UPPER
0352 03A2 ;DATA BYTE IS THE INDEX TO THE SUBROUTINES
0353 03A2 ;ADDRESS TABLE; 68000 LOWER
0354 03A2 ;DATA BYTE IS LOADED IN THE 6502 ACC.
0355 03A2 ;ON RETURN THE 6502 ACC. IS COPIED IN
0356 03A2 ;TWO LOCATIONS SPECIFIED BY THE USER;
0357 03A2 ;SAVEAH IS LOCATED IN THE USER DATA SEGMENT;
0358 03A2 ;SAVEAS IS LOCATED IN THE SUPERVISOR
0359 03A2 ;DATA SEGMENT
0360 03A2 AD0280 CALSUB LDA CIN
0361 03A5 2901 AND #1 ;TEST 68000 R/W BECAUSE
0362 03A7 F003 BEQ CALSUB1 ;ONLY WRITE IS ALLOWED
0363 03A9 4C7F02 ERR JMP MANUAL
0364 03AC AD0180 CALSUB1 LDA DIH
0365 03AF C902 CMP #9AXR0U ;SUBR. ADDR. TABLE OVERFLOW
0366 03B1 B0F6 BCS ERR
0367 03B3 0A ASL A
0368 03B4 AA TAX
0369 03B5 8D0403 LDA TABSUB,X
0370 03B8 85FA STA LOCJNP
0371 03BA 8D0503 LDA TABSUB+1,X
0372 03BD 85FB STA LOCJNP+1
0373 03BF AD0080 LDA DIH
0374 03C2 20D103 JSR JNPSUB
0375 03C5 8D0080 STA SAVEAU
0376 03C8 8D0005 STA SAVEAS
0377 03CB AD0B80 LDA DTACK
0378 03CE 4C0602 JMP LOOP

0380 03D1 4CFA00 JNPSUB JMP (LOCJNP)

0384 03D4 ;6502 SUBR. TABLE
0385 03D4 46EA TABSUB .WORD NUHA
0386 03D6 FDE3 .WORD RBYTE

0388 03D8 ;68000 R/W CODES
0389 03D8 5757 TABRWL .BYTE 'WWWLRLWRRHUNUN'

0391 03E8 ;68000 FUNCTION CODES
0392 03E8 5531 TABFC .BYTE 'HU2UPSUDSUIA'

0394 03E8 ;SEGMENT START ADDR., EXPRESSED IN PAGES OF 256
0395 03E8 ;BYTES EACH. USER MAY CHANGE THESE VALUES; IF
0396 03E8 ;HE DOES SO HE HAS TO CHANGE ALL THE RELATED
0397 03E8 ;VARIABLE ADDRESSES (SEE TOP OF PROGRAM).
0398 03E8 ;HE MAY HAVE TO CHANGE VALUES IN THE MAXADD

```

(Continued on next page)



# 68000/AIM 65

(Listing continued, text begins on page 12)

```
0399 03F8          ;TABLE,TOO
0400 03F8 00      FCTAB .BYTE 0          ;UNDEFINED
0401 03F9 00          .BYTE 0          ;UNDEFINED
0402 03FA 0C          .BYTE $0C        ;USER PROGRAM
0403 03FB 04          .BYTE 4          ;SUPERVISOR PROGRAM
0404 03FC 08          .BYTE 8          ;USER DATA
```

Page 08

```
0405 03FD 05          .BYTE 5          ;SUPERVISOR DATA
0406 03FE 00          .BYTE 0          ;UNDEFINED
0407 03FF 00          .BYTE 0          ;(INTA)
```

```
0410 0400          ;NUMBER OF PAGES AVAILABLE TO EACH SEGMENT.
0411 0400          ;USER MAY CHANGE THESE VALUES; HOWEVER THEY
0412 0400          ;MUST BE CONSISTENT WITH THE SEGMENTS START
0413 0400          ;ADDRESSES JUST DEFINED
0414 0400 00      MAXADD .BYTE 0          ;UNDEFINED
0415 0401 00          .BYTE 0          ;UNDEFINED
0416 0402 04          .BYTE 4          ;USER PROGRAM (1K)
0417 0403 02          .BYTE 2          ;SUP. PROGRAM (512 BYTES)
0418 0404 04          .BYTE 4          ;USER DATA (1K)
0419 0405 01          .BYTE 1          ;SUP. DATA (256 BYTES)
0420 0406 00          .BYTE 0          ;UNDEFINED
0421 0407 00          .BYTE 0          ;(INTA)
```

```
0424 0408          ;END OF PROGRAM
```

```
0426 0408          .END
```

ERRORS= 0000

```
MAXROW  A: 0002      BRDADD  A: 8000      CRL0W   A: EA13      BLANK   A: E83E
NUJHA   A: EA44      OUTPUT  A: E97A      RBYTE   A: E3FD      READ    A: E93C
SAVEAU  A: 0800      SAVEAS  A: 0500      LOCJMP  A: 00FA      FD      A: 00FB
F1       A: 00FC      SAVEI   A: 00FD      SAVEH   A: 00FE      SAVEH   A: 00FF
CONTRL  A: 0801      DIL     A: 8000      DIH     A: 8001      CIN     A: 8002
COUT    A: 8003      ADDL    A: 8004      ADDH    A: 8005      ADDH    A: 8006
DCL     A: 8007      DOH     A: 8008      HALT    A: 8009      RES     A: 800A
DTACK   A: 8008      MMH48  A: 0200      LOOP    A: 0206      WAITAS  A: 0209
OUTFC   A: 021A      OUTRWL  A: 0233      OUTADD  A: 0249      INCMD   A: 026B
CMD      A: 0272      NOCMD   A: 0278      HANUAL  A: 027F      WRITEM  A: 028E
READM   A: 029D      AUTO    A: 02AC      FCADD   A: 02AF      LABO    A: 02C8
WRITTA  A: 02DE      WRUDS   A: 02E5      NOUDS   A: 02EF      WRILDS  A: 02F6
NOLDS   A: 0300      READA   A: 0303      TSER    A: 0317      DTA     A: 0328
FAST    A: 032E      UTF1    A: 0340      FAST1   A: 0343      WRITF   A: 036C
WRFUDS  A: 0373      NOUDSF  A: 037A      WRFLDS  A: 0381      HOLDSF  A: 0388
READI   A: 038E      CALSUB  A: 03A2      ERR     A: 03A9      CALSU1  A: 03AC
JMPBU   A: 03D1      TABSUB  A: 03D4      TABRWL  A: 03DB      TABFC   A: 03EB
FCTAB   A: 03FB      MAXADD  A: 0400
```

End Listing